mirror of
https://codeberg.org/libreboot/lbmk.git
synced 2026-07-19 09:32:27 +02:00
Compare commits
1036 Commits
26.01rc4
...
0aa019d323
| Author | SHA1 | Date | |
|---|---|---|---|
| 0aa019d323 | |||
| f60350344a | |||
| 2ecfe63b5f | |||
| fedeb6ecd8 | |||
| 9b01115c5a | |||
| a64cdaa300 | |||
| c4e8c4fa25 | |||
| 46574146f5 | |||
| 3b7ac395f4 | |||
| d6658eb062 | |||
| 40cb95b15e | |||
| 4bf88a8081 | |||
| 48e949263b | |||
| 7b5349e85d | |||
| b947150f8a | |||
| 4bf96fbc1e | |||
| dec63fc274 | |||
| 2d33754a5c | |||
| 6d3341c637 | |||
| b1b1d2cf0c | |||
| 6f9f0f7321 | |||
| 7f4f07fc40 | |||
| 4b5aca8ff8 | |||
| e097eb5483 | |||
| 7faf014a84 | |||
| 0205c0e6b0 | |||
| 7ff5d925bf | |||
| 59fefd9c57 | |||
| 7619bfed65 | |||
| 9dab2ffa29 | |||
| f055809c17 | |||
| fc3c7b9c3e | |||
| 7eecc42b92 | |||
| 4a7feba7cd | |||
| 63ec707698 | |||
| 2d69d45e26 | |||
| 6b67e12428 | |||
| a6d2de4e88 | |||
| d12ca7fd8e | |||
| 736a2504bb | |||
| 249ae57c29 | |||
| c48a962eaf | |||
| 3d24aa98f9 | |||
| ae5e74554a | |||
| fb81b7b736 | |||
| f68cedf202 | |||
| 5b465d3af6 | |||
| 9dc141bafa | |||
| a879114734 | |||
| 229a283604 | |||
| 4e72555ac7 | |||
| 44004191cb | |||
| 2c40ad7816 | |||
| 716140b80f | |||
| b7b34413e7 | |||
| d100ea1d2f | |||
| 861f56375a | |||
| d91dd0ad81 | |||
| 9cd86eb584 | |||
| e9a975b1f7 | |||
| df5bb1c894 | |||
| f90af15502 | |||
| e731893208 | |||
| d2abde5303 | |||
| c0fd88155a | |||
| 6d9f162f5b | |||
| a769537554 | |||
| bca09eebf3 | |||
| 277c0c8e87 | |||
| aacf9fb6c9 | |||
| f2dd830c7b | |||
| 2f7623ff06 | |||
| fb5f1b4ed1 | |||
| 9400f4ea0b | |||
| da20b75bea | |||
| b96708bd3a | |||
| 9d4302deb2 | |||
| 7fb0b2f692 | |||
| 01aa95ec15 | |||
| e54862fccc | |||
| 8657d084d2 | |||
| e4016eb32c | |||
| ac04a5f50a | |||
| a56903a7b0 | |||
| b70ee41c5c | |||
| cec3de5c9e | |||
| 1539aff302 | |||
| c2a70b7de0 | |||
| 45edcf33f7 | |||
| 6e4839d356 | |||
| 909b321f3a | |||
| afe2e71c01 | |||
| 546565f321 | |||
| ab79f2b113 | |||
| 5b26343e24 | |||
| 16bc9feda8 | |||
| 93ecd26306 | |||
| c4ff9e5763 | |||
| 6643d9c1fa | |||
| 4ecdadb7a6 | |||
| 49cac232d8 | |||
| 03dd3c2894 | |||
| 63984a4a6a | |||
| fd26c6e631 | |||
| 0f1a22174f | |||
| 55f0e6ac8e | |||
| 7f39ce5f9b | |||
| cec9a25c2a | |||
| f4f1670909 | |||
| 998528c404 | |||
| 29296fc513 | |||
| 1e23ee26b1 | |||
| 0cc4ff7b3b | |||
| db6e817ded | |||
| 5d6344292a | |||
| a29a3ac6f6 | |||
| 1a09efbbbe | |||
| d1ba9bae03 | |||
| 10ecf32e33 | |||
| 8e8f7bced4 | |||
| d6087901c1 | |||
| cf16d07df9 | |||
| dbc99be9a0 | |||
| b211706559 | |||
| 4d4285e63c | |||
| fe259bd042 | |||
| 1900e18dae | |||
| f7bd4b9472 | |||
| 5e049df024 | |||
| 5ea7fe22b2 | |||
| c2c24b7a24 | |||
| 3d3193bb80 | |||
| 8522b5c391 | |||
| e151179d14 | |||
| c4ff47a8ed | |||
| f4f3fe3e0a | |||
| 58ce1d74c0 | |||
| b84c929e64 | |||
| e0319f0116 | |||
| dc7a02da2d | |||
| c66f381e90 | |||
| 1e79219bea | |||
| ee4f765719 | |||
| e8c4bccd86 | |||
| 4034b211ce | |||
| b26837c4dc | |||
| e44ea5d794 | |||
| 7b3c8cf7ec | |||
| 34f26319d7 | |||
| bce1099509 | |||
| 0626bf48f4 | |||
| 50e3b1f45d | |||
| 0d86fd38df | |||
| a6f76ac4ee | |||
| cbe48caf1b | |||
| a70ede850d | |||
| 00b56c0278 | |||
| 6c8cf9a9e0 | |||
| 718095b0fe | |||
| c2ad2f9b40 | |||
| 417b85b464 | |||
| 1586482c15 | |||
| 0c2de61a7e | |||
| 92610cc92b | |||
| 6d70a0dc56 | |||
| f7072fc4c0 | |||
| 49413b7d6b | |||
| bd5fc60dd9 | |||
| 59b9215a97 | |||
| a3e3cdc057 | |||
| bad5688ae9 | |||
| 0e105e8135 | |||
| 1c210e3857 | |||
| 113f2db37c | |||
| 7cc584fe0e | |||
| f4ea610014 | |||
| d9f2aff95c | |||
| 81ac8eead9 | |||
| 2ddb9019c8 | |||
| 861cc85580 | |||
| 1b82927843 | |||
| aff629f571 | |||
| 3010781df6 | |||
| c189c9c483 | |||
| 331a1af6df | |||
| a5a4e3d215 | |||
| 275f8e6f05 | |||
| 98aa88ad44 | |||
| 0fea4f69e0 | |||
| a7fa5c3bf4 | |||
| 411076b499 | |||
| b60a243a87 | |||
| 321b0ac07c | |||
| 3256c3fcb8 | |||
| 21cd0b7a91 | |||
| 65ed83d2e7 | |||
| 232b069492 | |||
| 1197d43923 | |||
| 7fd8869c20 | |||
| a3b8f1e8eb | |||
| e3a007a8ae | |||
| cdce83d19e | |||
| a400409517 | |||
| 4260327edc | |||
| 5a9e5017ea | |||
| e57dc2efcb | |||
| a3eeedf2d8 | |||
| 5b808d4f26 | |||
| f63837888c | |||
| e087d2cf77 | |||
| 562dc92325 | |||
| bb6acae8f4 | |||
| 1057bebce5 | |||
| 72dab46dbc | |||
| 6e6b1dd366 | |||
| f5104c5893 | |||
| 182ea65774 | |||
| 3871b60124 | |||
| 5d7e516e33 | |||
| 2fe71dfb90 | |||
| 2457944d75 | |||
| 92580f0659 | |||
| ac0451c0b8 | |||
| 611217e57e | |||
| 38022c5d47 | |||
| 400369b361 | |||
| b6d176189e | |||
| 4688dee7cb | |||
| 60a6d3861c | |||
| c1c49c3945 | |||
| 50695c9fbd | |||
| b1a51d7e5c | |||
| 2703c9c938 | |||
| 292f504524 | |||
| 464fb5c0d8 | |||
| cf8cb4bdcc | |||
| ab8929808f | |||
| 8911d2c1dd | |||
| c6ae1d5ea2 | |||
| 6e6ab09cb0 | |||
| 47a654a870 | |||
| d0a125c16d | |||
| 28820d169c | |||
| 1207b1bb72 | |||
| ddb0bc314d | |||
| b951ef2433 | |||
| 251ba82ccb | |||
| a575a47733 | |||
| 8e2921f1ce | |||
| 4871f4fda7 | |||
| 0237c9c9c6 | |||
| 5ce5ac2994 | |||
| 7b62a1653b | |||
| 1883325cd0 | |||
| 2b3966feba | |||
| 7650ab051f | |||
| 445e96aefc | |||
| 28a499e556 | |||
| 96dde65d16 | |||
| 120241f1cf | |||
| c46a634288 | |||
| 71ce22a938 | |||
| af40114be7 | |||
| a0fd201b31 | |||
| e6b53e8aed | |||
| ad5a4771bf | |||
| f365969d34 | |||
| 5927c175df | |||
| 612783bc24 | |||
| 26d8807b79 | |||
| 1ce06b01e0 | |||
| 15cbafe20b | |||
| 24c4e715e6 | |||
| 0e0fcd5a81 | |||
| 4233f76fee | |||
| 64835e67fd | |||
| 0043446f60 | |||
| a8fe2c79db | |||
| 6c37d2aa4b | |||
| ae43dc391f | |||
| ab806d2546 | |||
| 9bdd91131d | |||
| ea71010f85 | |||
| 6a898dff72 | |||
| ff458943c3 | |||
| e9d90e8aca | |||
| 2a6a63fef3 | |||
| 609076d98b | |||
| 381b7e3abb | |||
| d7dea02fba | |||
| 5b8ea71bbd | |||
| e795e42f66 | |||
| 7f14693e6c | |||
| 824fade5e9 | |||
| 04b215dd6d | |||
| b4b194f94c | |||
| 5d8b19fb75 | |||
| af7ab6f786 | |||
| 1556ca7173 | |||
| 0d6bb8d747 | |||
| 31835eb8e3 | |||
| 4b667f0d19 | |||
| 572f00e7b7 | |||
| d890a6b138 | |||
| 7f192b4344 | |||
| a050e5a563 | |||
| 8d81e8f68b | |||
| d148985e61 | |||
| b09f52547f | |||
| 8c0946e9ba | |||
| 02dcee0bf7 | |||
| 66a9166004 | |||
| 210f17b9d7 | |||
| 7530881adc | |||
| 2c66b813ef | |||
| 00f92b33e1 | |||
| 0ff1cac40c | |||
| 4b69645c88 | |||
| 46bbb4d8e4 | |||
| 402f5cacbd | |||
| 2d46837475 | |||
| 7263125d60 | |||
| a89747a5c8 | |||
| 13006f2516 | |||
| f0f2e03476 | |||
| d62780948f | |||
| 1583947625 | |||
| e4802d4013 | |||
| 37526fc1c1 | |||
| 1d4a57ab26 | |||
| 6d338e1fa4 | |||
| 291c8a9a8b | |||
| fe9900e7a1 | |||
| a78e156346 | |||
| 4558993df4 | |||
| ddd300493b | |||
| 2de5c6332e | |||
| 3b9761fbed | |||
| c825d80198 | |||
| 4a3951a4d9 | |||
| a3354d2598 | |||
| 1606f79c74 | |||
| b88c81869b | |||
| 5b4168c763 | |||
| 8ccdde57e1 | |||
| 94632f3394 | |||
| 3c42608d6d | |||
| 5f6038af5d | |||
| 30e953dc8f | |||
| b8246acf19 | |||
| e162d63ae6 | |||
| 7eadaf2894 | |||
| 64389b696b | |||
| c5c629d776 | |||
| ec98e3143c | |||
| b231e28c93 | |||
| 9ca9b54828 | |||
| b86f415a3e | |||
| d34552b400 | |||
| 0612798ecf | |||
| 026cbacbe2 | |||
| 2eb045927b | |||
| 72365f6447 | |||
| c27dedfeea | |||
| 33fa991141 | |||
| caebecf6c6 | |||
| 0867507fc8 | |||
| 3fba84ad95 | |||
| 897c7490b5 | |||
| bae8999b80 | |||
| 6c29a07ca0 | |||
| a12f502af8 | |||
| 2f80ac76ae | |||
| 7c73218438 | |||
| 3f17cd3ebc | |||
| df18e65835 | |||
| fe16b79537 | |||
| ce13599b99 | |||
| 637d9a09c0 | |||
| 0cceb58867 | |||
| 8a7d73c223 | |||
| 100cb2014e | |||
| b345caa25c | |||
| 4a5a3bae45 | |||
| fe959f9fb8 | |||
| b60c42dcd0 | |||
| 742b39be8c | |||
| 7e8f375d9a | |||
| e71f977468 | |||
| fb57cedded | |||
| 2a83a8ec43 | |||
| 935d082a51 | |||
| 07fa9bbc1f | |||
| 4bb64c8d37 | |||
| 223932c5f8 | |||
| 8071d7eaa8 | |||
| 74077f9903 | |||
| 4c0ec27b4e | |||
| dc6df36fe5 | |||
| 23fee345fd | |||
| 9cfae27bf4 | |||
| 888107764d | |||
| abc484713a | |||
| e1cd978f01 | |||
| 5f8593b581 | |||
| 6ad09f55e0 | |||
| 8e555f444c | |||
| 47936f52e9 | |||
| 551470cf6f | |||
| afcdae1350 | |||
| 98466398f9 | |||
| e44b297db5 | |||
| 83f67bf02a | |||
| 14ab4c1b25 | |||
| 386f715a29 | |||
| d8be79432c | |||
| 5ece694e67 | |||
| 3e08c0724b | |||
| 7836a2bbc6 | |||
| 0c9bcaaba8 | |||
| 475c50932e | |||
| 6f26bd5db7 | |||
| 1abc40997f | |||
| 435b67327e | |||
| 54536b0454 | |||
| f99921d717 | |||
| ddf13a7e74 | |||
| a0ca693d42 | |||
| 1dbd679c0c | |||
| e239a3107f | |||
| 347e39bab7 | |||
| b4154dd29b | |||
| a85f2898e2 | |||
| fdd99a9a45 | |||
| 5f6a721fa0 | |||
| 172cbd4497 | |||
| 273bd992dd | |||
| 2aa1ccfd8a | |||
| fd94bff968 | |||
| 1b73308c51 | |||
| cad667faee | |||
| 15079d02bd | |||
| 3245333c53 | |||
| fe6da7a238 | |||
| 9e94cc017a | |||
| 9d24b78340 | |||
| 8085de594b | |||
| 1d0e44c23a | |||
| a049f2df39 | |||
| 681f580053 | |||
| 7c88154cd2 | |||
| fff2447606 | |||
| 6ed722b73b | |||
| 4fff5121e8 | |||
| feb69bd946 | |||
| 402e0ca7cc | |||
| 84b0b8a543 | |||
| 011c65ddf4 | |||
| a5d40166ce | |||
| 68fb740da2 | |||
| 4dc39990e1 | |||
| 7e29d53667 | |||
| a81dde3d08 | |||
| e8d46de0e1 | |||
| 745e888edf | |||
| 5b4c3c537e | |||
| 78b71f867f | |||
| d03f80b893 | |||
| 4f26620e88 | |||
| a0c8fd519e | |||
| a60be4028a | |||
| 6eff58aa7d | |||
| 30d5ca5146 | |||
| a31cfa4592 | |||
| cefae03502 | |||
| 78d583e5ec | |||
| 2a32e498c8 | |||
| 8ccaff0d8e | |||
| 9f41591a46 | |||
| a7c69c3233 | |||
| 3633878e1f | |||
| 594a5a02cd | |||
| 9375ecc6a4 | |||
| f7fc5b1651 | |||
| 22af92b473 | |||
| 5b92b00bad | |||
| 1cce4871e2 | |||
| cde28a8fbb | |||
| 08b9595bc5 | |||
| ab9ee73350 | |||
| 303c382eae | |||
| 9656e78c3a | |||
| 571c474866 | |||
| 1fb720e1e6 | |||
| 48f124a2e8 | |||
| f04b796dcc | |||
| 38c3889f67 | |||
| 1cee54ee2b | |||
| 1ad9ffb482 | |||
| 922344e81e | |||
| 53c5a40007 | |||
| 5ba0b98fbc | |||
| 35ba3aef91 | |||
| af1a219e40 | |||
| 8269b05a63 | |||
| e931f66b99 | |||
| fe630cba5e | |||
| 478c994f34 | |||
| ea4deb98b5 | |||
| 55e071c381 | |||
| a9e5f9ef4f | |||
| 87b74aadbc | |||
| 1184dcb05c | |||
| 74f2d9a1f3 | |||
| a40d14fcd6 | |||
| a4f5061297 | |||
| 2479633368 | |||
| e23cecb496 | |||
| 1d2ee1cabc | |||
| fcecb1229e | |||
| 69fb0618cc | |||
| 65a6205dab | |||
| 59f04eba9e | |||
| 9ac0331595 | |||
| 2c3d0b5a3e | |||
| 62a496ec9e | |||
| 1953812efd | |||
| a31ccd8c3d | |||
| 44c6b453bc | |||
| 54936a45a5 | |||
| 19e0249a8a | |||
| 72eed0b12c | |||
| bbb8825553 | |||
| 42cad20ffd | |||
| bf9c4a67f8 | |||
| 9195ff97b7 | |||
| 62c0cc68c5 | |||
| 361dbef41c | |||
| 7af3015a89 | |||
| 6962404ce5 | |||
| 977c83873e | |||
| 5f8fe4fdc3 | |||
| 48f65abb01 | |||
| 9eb3895f4e | |||
| 69cf4fe6ed | |||
| 454af12153 | |||
| 1403bdf1cc | |||
| f0240df229 | |||
| c41483916a | |||
| 13c759bf3a | |||
| 82dbeb9736 | |||
| 9ba84d1117 | |||
| ca37bef34f | |||
| 9691e7e7db | |||
| 59eac512eb | |||
| 3174806b3f | |||
| 318c0eb95b | |||
| 9b6b89250d | |||
| b28076557b | |||
| 0b4e298cb1 | |||
| 4819dcbc75 | |||
| 9427285dce | |||
| 1f953359cb | |||
| b291bbf2e5 | |||
| 4bc7ba1e4b | |||
| c953228bb0 | |||
| 883860d687 | |||
| 6eefd80efe | |||
| 06cb129530 | |||
| 79106c5b3d | |||
| adfe865afc | |||
| 4202ded96c | |||
| ee751c27ed | |||
| bbe6de44e8 | |||
| 5603fa51d2 | |||
| 7431046ea6 | |||
| 632c85ce1c | |||
| 8d156bcf35 | |||
| fa859d80d5 | |||
| 6778a4ed98 | |||
| e3e02fa657 | |||
| 6408570fa1 | |||
| 090a702b74 | |||
| cbd7ad13a3 | |||
| 91a6395e5c | |||
| 5a005eff9e | |||
| 890d1a2ff6 | |||
| b56cfbcc54 | |||
| 19ee28161e | |||
| 6d27853f56 | |||
| f2d982e9b3 | |||
| 630852b7be | |||
| e9a593b2c0 | |||
| 7620d1d126 | |||
| 21f8d323f4 | |||
| 5ae5d53751 | |||
| edb1508a59 | |||
| 2a20251ad6 | |||
| d2cd126775 | |||
| 978c30a961 | |||
| a6d0146a3b | |||
| e26511c8b8 | |||
| 0a55f286c1 | |||
| 0f035e208e | |||
| 6392eb18b6 | |||
| 83f3a059b9 | |||
| 6ad7eaef32 | |||
| 90fada0a23 | |||
| 2fda988da6 | |||
| ba3cf14faa | |||
| 2f1f129753 | |||
| 9747ca4151 | |||
| 93a4ec3497 | |||
| f53a8d4f18 | |||
| baca2d8883 | |||
| 80f3aac62d | |||
| 6402a0fbe9 | |||
| 4131402589 | |||
| 0c23474322 | |||
| 84a9e8f89b | |||
| 007dece09e | |||
| bb9010fdc1 | |||
| 08b1d95874 | |||
| 8f3bc13ac5 | |||
| aa67cf087d | |||
| 66f1640552 | |||
| 724c9bb36c | |||
| 3d6e2637d6 | |||
| 1e45d19f5d | |||
| 7d64b8ea8d | |||
| 45ea92a077 | |||
| b5af1bf3ac | |||
| f8ddb6ef84 | |||
| c59b3b7638 | |||
| 0f9ce929b4 | |||
| 1f4ab21403 | |||
| 61968ec2b9 | |||
| b69863e51f | |||
| cd63f1a7f3 | |||
| 646e349893 | |||
| 85cc3071bb | |||
| b2a3edd170 | |||
| 8f719f80b8 | |||
| 61015dbc6c | |||
| f34d020a20 | |||
| d3b567edcf | |||
| afebfe7389 | |||
| 2d4567238a | |||
| 48b8be7a24 | |||
| 31bd21a466 | |||
| 8fc0f4fa07 | |||
| 681967c386 | |||
| 2773736dfc | |||
| 62964b42ed | |||
| f2a5f2de45 | |||
| 7e0b052412 | |||
| f05a273cb4 | |||
| 3f566d3250 | |||
| 4fd6bdc4ef | |||
| f266e2a16c | |||
| c96254be8b | |||
| 6a4ad68273 | |||
| ec1e6bd7e8 | |||
| 1446df01f2 | |||
| 9f75a23a84 | |||
| d0bf316edf | |||
| dbc7fadcbc | |||
| e092b2ce0b | |||
| 3b73ea4288 | |||
| 3b188b4d2b | |||
| 532d723ccd | |||
| 14c2588772 | |||
| 1a60eabcfe | |||
| c27f8b709a | |||
| 2cf1d1bed8 | |||
| aeb076b30e | |||
| 0c64907a9e | |||
| f7dfb0d265 | |||
| a6e271c86d | |||
| 39cdd562d8 | |||
| db440bd71d | |||
| 5dc3f323c3 | |||
| 07f9f607ab | |||
| dbd4d6d84a | |||
| 70da9c3940 | |||
| 4d6732dade | |||
| 163bf8beac | |||
| 848d575cea | |||
| 61188ee9dc | |||
| c012d4ea5b | |||
| bd64d118f5 | |||
| 61e7147505 | |||
| c425c74c54 | |||
| 6abc150e89 | |||
| 840f79fd82 | |||
| 1400508400 | |||
| 3330f005fd | |||
| 5532a721f5 | |||
| 35ffe64765 | |||
| a0829f7a27 | |||
| 624ecc4ce1 | |||
| dd320601c2 | |||
| 3c55808e27 | |||
| 37c04ac218 | |||
| 74224e3dc6 | |||
| 08de8d98e9 | |||
| b5054f68ba | |||
| 1d630f8e36 | |||
| 502aeb8653 | |||
| e6767d6e47 | |||
| 6f2e5149f2 | |||
| 10507e1436 | |||
| 9be83fa034 | |||
| 4a9aea629b | |||
| 0881b584f4 | |||
| 92bd44676a | |||
| e5d0dee668 | |||
| 1ff1dca661 | |||
| 5517f81cbe | |||
| be7c965845 | |||
| a7f97f385c | |||
| 8ce1cbe7f4 | |||
| 0160b26aee | |||
| de1963fdee | |||
| ccc58cefbb | |||
| ec3ab4059c | |||
| 63fcc0891f | |||
| b1866312bd | |||
| 1bbc6ac890 | |||
| 9bd7d04b49 | |||
| c1bfe6a438 | |||
| bf30cdd021 | |||
| 4cdf22cf8f | |||
| 7c3a4e253f | |||
| 26a69321ac | |||
| 1d17a8ffcf | |||
| 6203f3ae61 | |||
| 698d39dd06 | |||
| 50e20fb8bf | |||
| 3148d31798 | |||
| 96cb52f21a | |||
| c195e8cc2b | |||
| 6a505c9162 | |||
| 50ce806dfa | |||
| a0da88d361 | |||
| ea1046dc46 | |||
| b98f89c272 | |||
| b8bd1ca65a | |||
| 49eca198da | |||
| ef2937edbd | |||
| 7bfe134a19 | |||
| 14ad5a9818 | |||
| 90bd395cb1 | |||
| 4619dad0b7 | |||
| 921144856c | |||
| 86357dbe52 | |||
| 7e88f53e99 | |||
| c02f3166bb | |||
| a9f5cbb542 | |||
| 0084452c4a | |||
| 364abddeab | |||
| 68d689336b | |||
| 658ed55bc1 | |||
| 330b2da20c | |||
| 58182b48c3 | |||
| 884a6779f9 | |||
| 44e6b00626 | |||
| 9e5736baa9 | |||
| 13b35ed1fc | |||
| 79c972367e | |||
| 6e47315192 | |||
| 85b09c4275 | |||
| e5b108a764 | |||
| 69c4d70650 | |||
| 9b6f2a2f7e | |||
| a7d7f68a5c | |||
| e273391792 | |||
| 4635a0eae9 | |||
| 0f5fcbd883 | |||
| 2c2bda31ea | |||
| f57358ac1e | |||
| f59f45893b | |||
| 85877a93bb | |||
| dad1f613fc | |||
| ed32108613 | |||
| b65c988007 | |||
| 3aa30c5039 | |||
| 040eee4607 | |||
| 6b924787be | |||
| af55dd8959 | |||
| 10c8be92aa | |||
| a34d430754 | |||
| 00e0197cfe | |||
| 5b120d71e7 | |||
| 4bf190a5f5 | |||
| 5c90b2453b | |||
| fb805caf6a | |||
| f316701d74 | |||
| c6c4e5303e | |||
| 5d05921875 | |||
| 1aa8f33d50 | |||
| 9095722079 | |||
| 1131240d02 | |||
| 72caa5f892 | |||
| efdf110317 | |||
| d94fbba779 | |||
| 6d2a1afbd4 | |||
| 0698c6ada4 | |||
| 397fc78e58 | |||
| 82fdee91fa | |||
| 58b17c98fd | |||
| c8bd98c8a6 | |||
| 41f7f6352d | |||
| b1abef8881 | |||
| edca6c2cd3 | |||
| 123e77d07f | |||
| c0a77a7301 | |||
| 596643a0d5 | |||
| 6023d17b6e | |||
| 199dbad96d | |||
| 9e32456c8c | |||
| 7ae2288c10 | |||
| 2f0c189da9 | |||
| 7f6d7526cc | |||
| a358a6fe09 | |||
| a82c766b8c | |||
| 94f5e70366 | |||
| 0d4cc9e324 | |||
| 7950a31c79 | |||
| 99543bc632 | |||
| a4b9a333a9 | |||
| cc47a756f2 | |||
| e7cbd9441c | |||
| 95b294db05 | |||
| d89d14e911 | |||
| f96a119523 | |||
| a31236b1f8 | |||
| c7409cce03 | |||
| feee6a728f | |||
| 32429f2c37 | |||
| b3516e8c16 | |||
| 2f2295fc37 | |||
| aceafd684a | |||
| 947211fc3c | |||
| 2f782b8a01 | |||
| f727675f6d | |||
| d6601059fb | |||
| 84b4ba48b4 | |||
| 94415ca73d | |||
| 75ea8ab175 | |||
| ca98d418d5 | |||
| e28409d80b | |||
| 7d6f1a6b30 | |||
| 12778a0ffd | |||
| 84376fa308 | |||
| 0d4822e700 | |||
| 0d3a8749fe | |||
| 3d27c77a63 | |||
| 6e08614e69 | |||
| 8143f95b41 | |||
| 3e7148a9b7 | |||
| 53a680c063 | |||
| 46a0fe6b8a | |||
| 4b42419122 | |||
| 6efd0429e2 | |||
| 6035a1bb6a | |||
| be28140741 | |||
| 3b8de31f37 | |||
| 704a7beeb4 | |||
| 489f632cab | |||
| 76d6900d69 | |||
| 8c5c4e1b93 | |||
| 213626d898 | |||
| 306f9087d9 | |||
| d0141ca2e4 | |||
| 1e407a2a65 | |||
| dd109ccf07 | |||
| 790009f58e | |||
| 7b15b020b5 | |||
| ae080c35e4 | |||
| 75bcc46de4 | |||
| 7a62ad3f62 | |||
| 3268c225d6 | |||
| 3077f51c67 | |||
| cc51ac32d0 | |||
| ae6db44543 | |||
| 8f81ed314a | |||
| f93a40ecb6 | |||
| 21b8de87ff | |||
| 493e3cf069 | |||
| af5d876bf0 | |||
| 418015c232 | |||
| 80a5b08090 | |||
| 3f7d89c401 | |||
| fd515e4c28 | |||
| f4e477b549 | |||
| 687e64a359 | |||
| 776eee721d | |||
| d88991f6bc | |||
| bf081914a3 | |||
| 4325214d82 | |||
| 668dec36e9 | |||
| 4775bb2348 | |||
| 634f4a685d | |||
| 3af94efc16 | |||
| 2faea7d890 | |||
| 9b18d11878 | |||
| 0a08045f92 | |||
| 7c0eb780a9 | |||
| 8faa36eb64 | |||
| 86665c9d22 | |||
| 531f0c9d38 | |||
| b03a532c7d | |||
| 5bae73c319 | |||
| faf28691b8 | |||
| 624589fcb1 | |||
| 3983dc44f4 | |||
| 49c2940421 | |||
| 61fa94d0d2 | |||
| b3119c8b4d | |||
| f03570b674 | |||
| d267cd36cc | |||
| 7fefeba076 | |||
| f1ee2ff630 | |||
| 6d8cf8909f | |||
| 9f12aa3b91 | |||
| 572b7758cf | |||
| 403fd260b5 | |||
| d9d628e146 | |||
| 036ac6dc39 | |||
| 48638e9a22 | |||
| dbfd77b388 | |||
| bfb77077b3 | |||
| a8a9ce32f1 | |||
| 5517cf923b | |||
| e4e5022ab3 | |||
| 198843c2e3 | |||
| 4edcc26849 | |||
| 91879b7606 | |||
| d37726c353 | |||
| 65a2f352ee | |||
| b8091c7bdc | |||
| 23cdfdd00a | |||
| 8812a17683 | |||
| 3bdefad097 | |||
| 50942a7a15 | |||
| d4231e27fa | |||
| 9044b55c48 | |||
| 98bc523274 | |||
| 6770fa8ef2 | |||
| 188a3d012b | |||
| c64324467f | |||
| 1c10eb524f | |||
| b8e0513123 | |||
| de5087bbd5 | |||
| efe2635c12 | |||
| c721d6f4f4 | |||
| e4b8bb4875 | |||
| c98d5c743f | |||
| 7213bba0c5 | |||
| 490f311d05 | |||
| 3cbaa7ead8 | |||
| 707fabab38 | |||
| d9c307d5a3 | |||
| a7cc8143a7 | |||
| 566ae72ca3 | |||
| dfbb3c5d9e | |||
| 2b01e023ab | |||
| 1bfc89e3ad | |||
| 1d078c9daf | |||
| 0ccb790fc0 | |||
| 6dd91134bd | |||
| 53e386d2b5 | |||
| 3248b8f651 | |||
| d3ca9946a9 | |||
| 761968e3c4 | |||
| 589ac92781 | |||
| 51e4e43c94 | |||
| a34e79f501 | |||
| 4e7d48b5c5 | |||
| 8707695184 | |||
| c4138752c3 | |||
| a4fe1bfa4d | |||
| ea1a9bc786 | |||
| 46b6b1feb3 | |||
| 0106c38217 | |||
| 58cf5a1579 | |||
| e5d7c3e3a2 | |||
| 896f0ea1df | |||
| 697eda800a | |||
| ab057e006c | |||
| 6de3968f2b | |||
| 9c23eac148 | |||
| 7e81c5c630 | |||
| 1d20042f9a | |||
| 5a414ea4d6 | |||
| c64a2655e9 | |||
| 678b9d859b | |||
| e1d8773c54 | |||
| 261c41a3c3 | |||
| 8cf2558a6f | |||
| 50de561ac4 | |||
| 061e6048a8 | |||
| 3d408317b1 | |||
| 35d8d0993f | |||
| 4473179300 | |||
| 45413f1209 | |||
| a55af90b6c | |||
| a938309d35 | |||
| 177f45355f | |||
| 182c1cd699 | |||
| 913efaebe6 | |||
| 0f93368ea0 | |||
| 4021617430 | |||
| 006571187b | |||
| 2edd583aee | |||
| 1068acd2c0 | |||
| e6d9b82c62 | |||
| a2c5715589 | |||
| 5a8ad2d311 | |||
| a95cf1feeb | |||
| 47bf8e69e8 | |||
| 1017f16c3e | |||
| 80be5ce87e | |||
| 3c416c6396 | |||
| d5a1de820b | |||
| c0399adab3 | |||
| a14fbfd23a | |||
| fb754a187c | |||
| 2e98da9688 | |||
| 1099d30f7b | |||
| 8f128e6728 | |||
| 1cf3181537 | |||
| e42eef2d2a | |||
| 466b01b17e | |||
| bc5e0bbbbb |
@@ -30,7 +30,6 @@
|
|||||||
*me.bin
|
*me.bin
|
||||||
*sch5545ec.bin
|
*sch5545ec.bin
|
||||||
/mrc/
|
/mrc/
|
||||||
/util/nvmutil/nvm
|
|
||||||
/src/
|
/src/
|
||||||
/CHANGELOG
|
/CHANGELOG
|
||||||
/todo.txt
|
/todo.txt
|
||||||
|
|||||||
@@ -101,6 +101,7 @@ CONFIG_VENDOR_INTEL=y
|
|||||||
# CONFIG_VENDOR_PRODRIVE is not set
|
# CONFIG_VENDOR_PRODRIVE is not set
|
||||||
# CONFIG_VENDOR_PROTECTLI is not set
|
# CONFIG_VENDOR_PROTECTLI is not set
|
||||||
# CONFIG_VENDOR_PURISM is not set
|
# CONFIG_VENDOR_PURISM is not set
|
||||||
|
# CONFIG_VENDOR_QOTOM is not set
|
||||||
# CONFIG_VENDOR_RAPTOR_CS is not set
|
# CONFIG_VENDOR_RAPTOR_CS is not set
|
||||||
# CONFIG_VENDOR_RAZER is not set
|
# CONFIG_VENDOR_RAZER is not set
|
||||||
# CONFIG_VENDOR_RODA is not set
|
# CONFIG_VENDOR_RODA is not set
|
||||||
@@ -209,6 +210,7 @@ CONFIG_BOARD_INTEL_D510MO=y
|
|||||||
# CONFIG_BOARD_INTEL_MTLRVP_P_EXT_EC is not set
|
# CONFIG_BOARD_INTEL_MTLRVP_P_EXT_EC is not set
|
||||||
# CONFIG_BOARD_INTEL_MTLRVP4ES_P_EXT_EC is not set
|
# CONFIG_BOARD_INTEL_MTLRVP4ES_P_EXT_EC is not set
|
||||||
# CONFIG_BOARD_INTEL_MTLRVP_P_MCHP is not set
|
# CONFIG_BOARD_INTEL_MTLRVP_P_MCHP is not set
|
||||||
|
# CONFIG_BOARD_INTEL_PANTHERLAKE_CRB is not set
|
||||||
|
|
||||||
#
|
#
|
||||||
# Ptlrvp
|
# Ptlrvp
|
||||||
@@ -233,7 +235,9 @@ CONFIG_D3COLD_SUPPORT=y
|
|||||||
# CONFIG_DRIVERS_UART_8250IO is not set
|
# CONFIG_DRIVERS_UART_8250IO is not set
|
||||||
CONFIG_PC_CMOS_BASE_PORT_BANK1=0x72
|
CONFIG_PC_CMOS_BASE_PORT_BANK1=0x72
|
||||||
CONFIG_HEAP_SIZE=0x100000
|
CONFIG_HEAP_SIZE=0x100000
|
||||||
|
# CONFIG_BOOTMEDIA_SMM_BWP is not set
|
||||||
# CONFIG_DRIVERS_EFI_FW_INFO is not set
|
# CONFIG_DRIVERS_EFI_FW_INFO is not set
|
||||||
|
# CONFIG_TCG_OPAL_S3_UNLOCK is not set
|
||||||
CONFIG_BOARD_ROMSIZE_KB_1024=y
|
CONFIG_BOARD_ROMSIZE_KB_1024=y
|
||||||
# CONFIG_COREBOOT_ROMSIZE_KB_256 is not set
|
# CONFIG_COREBOOT_ROMSIZE_KB_256 is not set
|
||||||
# CONFIG_COREBOOT_ROMSIZE_KB_512 is not set
|
# CONFIG_COREBOOT_ROMSIZE_KB_512 is not set
|
||||||
@@ -284,10 +288,6 @@ CONFIG_INTEL_GMA_BCLM_OFFSET=0xc8256
|
|||||||
CONFIG_INTEL_GMA_BCLM_WIDTH=16
|
CONFIG_INTEL_GMA_BCLM_WIDTH=16
|
||||||
CONFIG_BOOTBLOCK_IN_CBFS=y
|
CONFIG_BOOTBLOCK_IN_CBFS=y
|
||||||
CONFIG_HPET_MIN_TICKS=0x80
|
CONFIG_HPET_MIN_TICKS=0x80
|
||||||
CONFIG_FIXED_MCHBAR_MMIO_BASE=0xfed14000
|
|
||||||
CONFIG_FIXED_DMIBAR_MMIO_BASE=0xfed18000
|
|
||||||
CONFIG_FIXED_EPBAR_MMIO_BASE=0xfed19000
|
|
||||||
# CONFIG_PCIEXP_COMMON_CLOCK is not set
|
|
||||||
CONFIG_SOC_PHYSICAL_ADDRESS_WIDTH=0
|
CONFIG_SOC_PHYSICAL_ADDRESS_WIDTH=0
|
||||||
CONFIG_RAMSTAGE_CBFS_CACHE_SIZE=0x4000
|
CONFIG_RAMSTAGE_CBFS_CACHE_SIZE=0x4000
|
||||||
CONFIG_CBFS_CACHE_ALIGN=8
|
CONFIG_CBFS_CACHE_ALIGN=8
|
||||||
@@ -323,6 +323,7 @@ CONFIG_TSC_SYNC_MFENCE=y
|
|||||||
CONFIG_HAVE_SMI_HANDLER=y
|
CONFIG_HAVE_SMI_HANDLER=y
|
||||||
CONFIG_NEED_SMALL_2MB_PAGE_TABLES=y
|
CONFIG_NEED_SMALL_2MB_PAGE_TABLES=y
|
||||||
CONFIG_SMM_TSEG=y
|
CONFIG_SMM_TSEG=y
|
||||||
|
CONFIG_SMM_OPAL_S3_STATE_SMRAM_SIZE=0x0
|
||||||
CONFIG_SMM_LAPIC_REMAP_MITIGATION=y
|
CONFIG_SMM_LAPIC_REMAP_MITIGATION=y
|
||||||
CONFIG_SMM_PCI_RESOURCE_STORE_NUM_SLOTS=8
|
CONFIG_SMM_PCI_RESOURCE_STORE_NUM_SLOTS=8
|
||||||
CONFIG_AP_STACK_SIZE=0x800
|
CONFIG_AP_STACK_SIZE=0x800
|
||||||
@@ -339,6 +340,9 @@ CONFIG_CPU_MICROCODE_CBFS_DEFAULT_BINS=y
|
|||||||
#
|
#
|
||||||
# Northbridge
|
# Northbridge
|
||||||
#
|
#
|
||||||
|
CONFIG_FIXED_MCHBAR_MMIO_BASE=0xfed14000
|
||||||
|
CONFIG_FIXED_DMIBAR_MMIO_BASE=0xfed18000
|
||||||
|
CONFIG_FIXED_EPBAR_MMIO_BASE=0xfed19000
|
||||||
CONFIG_NORTHBRIDGE_INTEL_PINEVIEW=y
|
CONFIG_NORTHBRIDGE_INTEL_PINEVIEW=y
|
||||||
|
|
||||||
#
|
#
|
||||||
@@ -346,6 +350,7 @@ CONFIG_NORTHBRIDGE_INTEL_PINEVIEW=y
|
|||||||
#
|
#
|
||||||
CONFIG_PCIEXP_HOTPLUG=y
|
CONFIG_PCIEXP_HOTPLUG=y
|
||||||
CONFIG_SOUTHBRIDGE_INTEL_I82801GX=y
|
CONFIG_SOUTHBRIDGE_INTEL_I82801GX=y
|
||||||
|
# CONFIG_PCIEXP_COMMON_CLOCK is not set
|
||||||
CONFIG_SOUTHBRIDGE_INTEL_COMMON_RESET=y
|
CONFIG_SOUTHBRIDGE_INTEL_COMMON_RESET=y
|
||||||
CONFIG_SOUTHBRIDGE_INTEL_COMMON_RTC=y
|
CONFIG_SOUTHBRIDGE_INTEL_COMMON_RTC=y
|
||||||
CONFIG_SOUTHBRIDGE_INTEL_COMMON_PMCLIB=y
|
CONFIG_SOUTHBRIDGE_INTEL_COMMON_PMCLIB=y
|
||||||
@@ -383,6 +388,7 @@ CONFIG_ARCH_VERSTAGE_X86_32=y
|
|||||||
CONFIG_ARCH_ROMSTAGE_X86_32=y
|
CONFIG_ARCH_ROMSTAGE_X86_32=y
|
||||||
CONFIG_ARCH_POSTCAR_X86_32=y
|
CONFIG_ARCH_POSTCAR_X86_32=y
|
||||||
CONFIG_ARCH_RAMSTAGE_X86_32=y
|
CONFIG_ARCH_RAMSTAGE_X86_32=y
|
||||||
|
CONFIG_ARCH_SMM_X86_32=y
|
||||||
CONFIG_ARCH_ALL_STAGES_X86_32=y
|
CONFIG_ARCH_ALL_STAGES_X86_32=y
|
||||||
CONFIG_RESERVED_PHYSICAL_ADDRESS_BITS_SUPPORT=y
|
CONFIG_RESERVED_PHYSICAL_ADDRESS_BITS_SUPPORT=y
|
||||||
CONFIG_AP_IN_SIPI_WAIT=y
|
CONFIG_AP_IN_SIPI_WAIT=y
|
||||||
@@ -403,6 +409,7 @@ CONFIG_X86_BOOTBLOCK_EXTRA_PROGRAM_SZ=0
|
|||||||
CONFIG_DEFAULT_EBDA_LOWMEM=0x100000
|
CONFIG_DEFAULT_EBDA_LOWMEM=0x100000
|
||||||
CONFIG_DEFAULT_EBDA_SEGMENT=0xF600
|
CONFIG_DEFAULT_EBDA_SEGMENT=0xF600
|
||||||
CONFIG_DEFAULT_EBDA_SIZE=0x400
|
CONFIG_DEFAULT_EBDA_SIZE=0x400
|
||||||
|
CONFIG_IOAPIC=y
|
||||||
# end of Chipset
|
# end of Chipset
|
||||||
|
|
||||||
#
|
#
|
||||||
@@ -526,6 +533,11 @@ CONFIG_PCR_FW_VER=10
|
|||||||
CONFIG_PCR_RUNTIME_DATA=3
|
CONFIG_PCR_RUNTIME_DATA=3
|
||||||
# end of Trusted Platform Module
|
# end of Trusted Platform Module
|
||||||
|
|
||||||
|
#
|
||||||
|
# TCG storage
|
||||||
|
#
|
||||||
|
# end of TCG storage
|
||||||
|
|
||||||
#
|
#
|
||||||
# Memory initialization
|
# Memory initialization
|
||||||
#
|
#
|
||||||
@@ -537,7 +549,6 @@ CONFIG_SECURITY_CLEAR_DRAM_ON_REGULAR_BOOT=y
|
|||||||
CONFIG_BOOTMEDIA_LOCK_NONE=y
|
CONFIG_BOOTMEDIA_LOCK_NONE=y
|
||||||
# CONFIG_BOOTMEDIA_LOCK_CONTROLLER is not set
|
# CONFIG_BOOTMEDIA_LOCK_CONTROLLER is not set
|
||||||
# CONFIG_BOOTMEDIA_LOCK_CHIP is not set
|
# CONFIG_BOOTMEDIA_LOCK_CHIP is not set
|
||||||
# CONFIG_BOOTMEDIA_SMM_BWP is not set
|
|
||||||
# end of Security
|
# end of Security
|
||||||
|
|
||||||
CONFIG_ACPI_HAVE_PCAT_8259=y
|
CONFIG_ACPI_HAVE_PCAT_8259=y
|
||||||
@@ -587,7 +598,6 @@ CONFIG_HAVE_ACPI_RESUME=y
|
|||||||
CONFIG_RESUME_PATH_SAME_AS_BOOT=y
|
CONFIG_RESUME_PATH_SAME_AS_BOOT=y
|
||||||
CONFIG_HAVE_MONOTONIC_TIMER=y
|
CONFIG_HAVE_MONOTONIC_TIMER=y
|
||||||
CONFIG_HAVE_OPTION_TABLE=y
|
CONFIG_HAVE_OPTION_TABLE=y
|
||||||
CONFIG_IOAPIC=y
|
|
||||||
CONFIG_USE_WATCHDOG_ON_BOOT=y
|
CONFIG_USE_WATCHDOG_ON_BOOT=y
|
||||||
|
|
||||||
#
|
#
|
||||||
@@ -642,9 +652,11 @@ CONFIG_DECOMPRESS_OFAST=y
|
|||||||
# Boot Logo Configuration
|
# Boot Logo Configuration
|
||||||
#
|
#
|
||||||
# CONFIG_BMP_LOGO is not set
|
# CONFIG_BMP_LOGO is not set
|
||||||
|
CONFIG_PLATFORM_POST_RENDER_DELAY_SEC=5
|
||||||
|
# CONFIG_PLATFORM_HAS_SECONDARY_BOOT_INDICATOR_LOGO is not set
|
||||||
|
# CONFIG_FRAMEBUFFER_SPLASH_TEXT is not set
|
||||||
# end of Boot Logo Configuration
|
# end of Boot Logo Configuration
|
||||||
|
|
||||||
CONFIG_WARNINGS_ARE_ERRORS=y
|
|
||||||
CONFIG_MAX_REBOOT_CNT=3
|
CONFIG_MAX_REBOOT_CNT=3
|
||||||
CONFIG_RELOCATABLE_MODULES=y
|
CONFIG_RELOCATABLE_MODULES=y
|
||||||
CONFIG_GENERIC_GPIO_LIB=y
|
CONFIG_GENERIC_GPIO_LIB=y
|
||||||
|
|||||||
@@ -101,6 +101,7 @@ CONFIG_VENDOR_INTEL=y
|
|||||||
# CONFIG_VENDOR_PRODRIVE is not set
|
# CONFIG_VENDOR_PRODRIVE is not set
|
||||||
# CONFIG_VENDOR_PROTECTLI is not set
|
# CONFIG_VENDOR_PROTECTLI is not set
|
||||||
# CONFIG_VENDOR_PURISM is not set
|
# CONFIG_VENDOR_PURISM is not set
|
||||||
|
# CONFIG_VENDOR_QOTOM is not set
|
||||||
# CONFIG_VENDOR_RAPTOR_CS is not set
|
# CONFIG_VENDOR_RAPTOR_CS is not set
|
||||||
# CONFIG_VENDOR_RAZER is not set
|
# CONFIG_VENDOR_RAZER is not set
|
||||||
# CONFIG_VENDOR_RODA is not set
|
# CONFIG_VENDOR_RODA is not set
|
||||||
@@ -209,6 +210,7 @@ CONFIG_BOARD_INTEL_D510MO=y
|
|||||||
# CONFIG_BOARD_INTEL_MTLRVP_P_EXT_EC is not set
|
# CONFIG_BOARD_INTEL_MTLRVP_P_EXT_EC is not set
|
||||||
# CONFIG_BOARD_INTEL_MTLRVP4ES_P_EXT_EC is not set
|
# CONFIG_BOARD_INTEL_MTLRVP4ES_P_EXT_EC is not set
|
||||||
# CONFIG_BOARD_INTEL_MTLRVP_P_MCHP is not set
|
# CONFIG_BOARD_INTEL_MTLRVP_P_MCHP is not set
|
||||||
|
# CONFIG_BOARD_INTEL_PANTHERLAKE_CRB is not set
|
||||||
|
|
||||||
#
|
#
|
||||||
# Ptlrvp
|
# Ptlrvp
|
||||||
@@ -233,7 +235,9 @@ CONFIG_D3COLD_SUPPORT=y
|
|||||||
# CONFIG_DRIVERS_UART_8250IO is not set
|
# CONFIG_DRIVERS_UART_8250IO is not set
|
||||||
CONFIG_PC_CMOS_BASE_PORT_BANK1=0x72
|
CONFIG_PC_CMOS_BASE_PORT_BANK1=0x72
|
||||||
CONFIG_HEAP_SIZE=0x100000
|
CONFIG_HEAP_SIZE=0x100000
|
||||||
|
# CONFIG_BOOTMEDIA_SMM_BWP is not set
|
||||||
# CONFIG_DRIVERS_EFI_FW_INFO is not set
|
# CONFIG_DRIVERS_EFI_FW_INFO is not set
|
||||||
|
# CONFIG_TCG_OPAL_S3_UNLOCK is not set
|
||||||
CONFIG_BOARD_ROMSIZE_KB_1024=y
|
CONFIG_BOARD_ROMSIZE_KB_1024=y
|
||||||
# CONFIG_COREBOOT_ROMSIZE_KB_256 is not set
|
# CONFIG_COREBOOT_ROMSIZE_KB_256 is not set
|
||||||
# CONFIG_COREBOOT_ROMSIZE_KB_512 is not set
|
# CONFIG_COREBOOT_ROMSIZE_KB_512 is not set
|
||||||
@@ -284,10 +288,6 @@ CONFIG_INTEL_GMA_BCLM_OFFSET=0xc8256
|
|||||||
CONFIG_INTEL_GMA_BCLM_WIDTH=16
|
CONFIG_INTEL_GMA_BCLM_WIDTH=16
|
||||||
CONFIG_BOOTBLOCK_IN_CBFS=y
|
CONFIG_BOOTBLOCK_IN_CBFS=y
|
||||||
CONFIG_HPET_MIN_TICKS=0x80
|
CONFIG_HPET_MIN_TICKS=0x80
|
||||||
CONFIG_FIXED_MCHBAR_MMIO_BASE=0xfed14000
|
|
||||||
CONFIG_FIXED_DMIBAR_MMIO_BASE=0xfed18000
|
|
||||||
CONFIG_FIXED_EPBAR_MMIO_BASE=0xfed19000
|
|
||||||
# CONFIG_PCIEXP_COMMON_CLOCK is not set
|
|
||||||
CONFIG_SOC_PHYSICAL_ADDRESS_WIDTH=0
|
CONFIG_SOC_PHYSICAL_ADDRESS_WIDTH=0
|
||||||
CONFIG_RAMSTAGE_CBFS_CACHE_SIZE=0x4000
|
CONFIG_RAMSTAGE_CBFS_CACHE_SIZE=0x4000
|
||||||
CONFIG_CBFS_CACHE_ALIGN=8
|
CONFIG_CBFS_CACHE_ALIGN=8
|
||||||
@@ -323,6 +323,7 @@ CONFIG_TSC_SYNC_MFENCE=y
|
|||||||
CONFIG_HAVE_SMI_HANDLER=y
|
CONFIG_HAVE_SMI_HANDLER=y
|
||||||
CONFIG_NEED_SMALL_2MB_PAGE_TABLES=y
|
CONFIG_NEED_SMALL_2MB_PAGE_TABLES=y
|
||||||
CONFIG_SMM_TSEG=y
|
CONFIG_SMM_TSEG=y
|
||||||
|
CONFIG_SMM_OPAL_S3_STATE_SMRAM_SIZE=0x0
|
||||||
CONFIG_SMM_LAPIC_REMAP_MITIGATION=y
|
CONFIG_SMM_LAPIC_REMAP_MITIGATION=y
|
||||||
CONFIG_SMM_PCI_RESOURCE_STORE_NUM_SLOTS=8
|
CONFIG_SMM_PCI_RESOURCE_STORE_NUM_SLOTS=8
|
||||||
CONFIG_AP_STACK_SIZE=0x800
|
CONFIG_AP_STACK_SIZE=0x800
|
||||||
@@ -339,6 +340,9 @@ CONFIG_CPU_MICROCODE_CBFS_DEFAULT_BINS=y
|
|||||||
#
|
#
|
||||||
# Northbridge
|
# Northbridge
|
||||||
#
|
#
|
||||||
|
CONFIG_FIXED_MCHBAR_MMIO_BASE=0xfed14000
|
||||||
|
CONFIG_FIXED_DMIBAR_MMIO_BASE=0xfed18000
|
||||||
|
CONFIG_FIXED_EPBAR_MMIO_BASE=0xfed19000
|
||||||
CONFIG_NORTHBRIDGE_INTEL_PINEVIEW=y
|
CONFIG_NORTHBRIDGE_INTEL_PINEVIEW=y
|
||||||
|
|
||||||
#
|
#
|
||||||
@@ -346,6 +350,7 @@ CONFIG_NORTHBRIDGE_INTEL_PINEVIEW=y
|
|||||||
#
|
#
|
||||||
CONFIG_PCIEXP_HOTPLUG=y
|
CONFIG_PCIEXP_HOTPLUG=y
|
||||||
CONFIG_SOUTHBRIDGE_INTEL_I82801GX=y
|
CONFIG_SOUTHBRIDGE_INTEL_I82801GX=y
|
||||||
|
# CONFIG_PCIEXP_COMMON_CLOCK is not set
|
||||||
CONFIG_SOUTHBRIDGE_INTEL_COMMON_RESET=y
|
CONFIG_SOUTHBRIDGE_INTEL_COMMON_RESET=y
|
||||||
CONFIG_SOUTHBRIDGE_INTEL_COMMON_RTC=y
|
CONFIG_SOUTHBRIDGE_INTEL_COMMON_RTC=y
|
||||||
CONFIG_SOUTHBRIDGE_INTEL_COMMON_PMCLIB=y
|
CONFIG_SOUTHBRIDGE_INTEL_COMMON_PMCLIB=y
|
||||||
@@ -383,6 +388,7 @@ CONFIG_ARCH_VERSTAGE_X86_32=y
|
|||||||
CONFIG_ARCH_ROMSTAGE_X86_32=y
|
CONFIG_ARCH_ROMSTAGE_X86_32=y
|
||||||
CONFIG_ARCH_POSTCAR_X86_32=y
|
CONFIG_ARCH_POSTCAR_X86_32=y
|
||||||
CONFIG_ARCH_RAMSTAGE_X86_32=y
|
CONFIG_ARCH_RAMSTAGE_X86_32=y
|
||||||
|
CONFIG_ARCH_SMM_X86_32=y
|
||||||
CONFIG_ARCH_ALL_STAGES_X86_32=y
|
CONFIG_ARCH_ALL_STAGES_X86_32=y
|
||||||
CONFIG_RESERVED_PHYSICAL_ADDRESS_BITS_SUPPORT=y
|
CONFIG_RESERVED_PHYSICAL_ADDRESS_BITS_SUPPORT=y
|
||||||
CONFIG_AP_IN_SIPI_WAIT=y
|
CONFIG_AP_IN_SIPI_WAIT=y
|
||||||
@@ -403,6 +409,7 @@ CONFIG_X86_BOOTBLOCK_EXTRA_PROGRAM_SZ=0
|
|||||||
CONFIG_DEFAULT_EBDA_LOWMEM=0x100000
|
CONFIG_DEFAULT_EBDA_LOWMEM=0x100000
|
||||||
CONFIG_DEFAULT_EBDA_SEGMENT=0xF600
|
CONFIG_DEFAULT_EBDA_SEGMENT=0xF600
|
||||||
CONFIG_DEFAULT_EBDA_SIZE=0x400
|
CONFIG_DEFAULT_EBDA_SIZE=0x400
|
||||||
|
CONFIG_IOAPIC=y
|
||||||
# end of Chipset
|
# end of Chipset
|
||||||
|
|
||||||
#
|
#
|
||||||
@@ -526,6 +533,11 @@ CONFIG_PCR_FW_VER=10
|
|||||||
CONFIG_PCR_RUNTIME_DATA=3
|
CONFIG_PCR_RUNTIME_DATA=3
|
||||||
# end of Trusted Platform Module
|
# end of Trusted Platform Module
|
||||||
|
|
||||||
|
#
|
||||||
|
# TCG storage
|
||||||
|
#
|
||||||
|
# end of TCG storage
|
||||||
|
|
||||||
#
|
#
|
||||||
# Memory initialization
|
# Memory initialization
|
||||||
#
|
#
|
||||||
@@ -537,7 +549,6 @@ CONFIG_SECURITY_CLEAR_DRAM_ON_REGULAR_BOOT=y
|
|||||||
CONFIG_BOOTMEDIA_LOCK_NONE=y
|
CONFIG_BOOTMEDIA_LOCK_NONE=y
|
||||||
# CONFIG_BOOTMEDIA_LOCK_CONTROLLER is not set
|
# CONFIG_BOOTMEDIA_LOCK_CONTROLLER is not set
|
||||||
# CONFIG_BOOTMEDIA_LOCK_CHIP is not set
|
# CONFIG_BOOTMEDIA_LOCK_CHIP is not set
|
||||||
# CONFIG_BOOTMEDIA_SMM_BWP is not set
|
|
||||||
# end of Security
|
# end of Security
|
||||||
|
|
||||||
CONFIG_ACPI_HAVE_PCAT_8259=y
|
CONFIG_ACPI_HAVE_PCAT_8259=y
|
||||||
@@ -587,7 +598,6 @@ CONFIG_HAVE_ACPI_RESUME=y
|
|||||||
CONFIG_RESUME_PATH_SAME_AS_BOOT=y
|
CONFIG_RESUME_PATH_SAME_AS_BOOT=y
|
||||||
CONFIG_HAVE_MONOTONIC_TIMER=y
|
CONFIG_HAVE_MONOTONIC_TIMER=y
|
||||||
CONFIG_HAVE_OPTION_TABLE=y
|
CONFIG_HAVE_OPTION_TABLE=y
|
||||||
CONFIG_IOAPIC=y
|
|
||||||
CONFIG_USE_WATCHDOG_ON_BOOT=y
|
CONFIG_USE_WATCHDOG_ON_BOOT=y
|
||||||
|
|
||||||
#
|
#
|
||||||
@@ -642,9 +652,11 @@ CONFIG_DECOMPRESS_OFAST=y
|
|||||||
# Boot Logo Configuration
|
# Boot Logo Configuration
|
||||||
#
|
#
|
||||||
# CONFIG_BMP_LOGO is not set
|
# CONFIG_BMP_LOGO is not set
|
||||||
|
CONFIG_PLATFORM_POST_RENDER_DELAY_SEC=5
|
||||||
|
# CONFIG_PLATFORM_HAS_SECONDARY_BOOT_INDICATOR_LOGO is not set
|
||||||
|
# CONFIG_FRAMEBUFFER_SPLASH_TEXT is not set
|
||||||
# end of Boot Logo Configuration
|
# end of Boot Logo Configuration
|
||||||
|
|
||||||
CONFIG_WARNINGS_ARE_ERRORS=y
|
|
||||||
CONFIG_MAX_REBOOT_CNT=3
|
CONFIG_MAX_REBOOT_CNT=3
|
||||||
CONFIG_RELOCATABLE_MODULES=y
|
CONFIG_RELOCATABLE_MODULES=y
|
||||||
CONFIG_GENERIC_GPIO_LIB=y
|
CONFIG_GENERIC_GPIO_LIB=y
|
||||||
|
|||||||
@@ -101,6 +101,7 @@ CONFIG_VENDOR_INTEL=y
|
|||||||
# CONFIG_VENDOR_PRODRIVE is not set
|
# CONFIG_VENDOR_PRODRIVE is not set
|
||||||
# CONFIG_VENDOR_PROTECTLI is not set
|
# CONFIG_VENDOR_PROTECTLI is not set
|
||||||
# CONFIG_VENDOR_PURISM is not set
|
# CONFIG_VENDOR_PURISM is not set
|
||||||
|
# CONFIG_VENDOR_QOTOM is not set
|
||||||
# CONFIG_VENDOR_RAPTOR_CS is not set
|
# CONFIG_VENDOR_RAPTOR_CS is not set
|
||||||
# CONFIG_VENDOR_RAZER is not set
|
# CONFIG_VENDOR_RAZER is not set
|
||||||
# CONFIG_VENDOR_RODA is not set
|
# CONFIG_VENDOR_RODA is not set
|
||||||
@@ -210,6 +211,7 @@ CONFIG_BOARD_INTEL_D945GCLF=y
|
|||||||
# CONFIG_BOARD_INTEL_MTLRVP_P_EXT_EC is not set
|
# CONFIG_BOARD_INTEL_MTLRVP_P_EXT_EC is not set
|
||||||
# CONFIG_BOARD_INTEL_MTLRVP4ES_P_EXT_EC is not set
|
# CONFIG_BOARD_INTEL_MTLRVP4ES_P_EXT_EC is not set
|
||||||
# CONFIG_BOARD_INTEL_MTLRVP_P_MCHP is not set
|
# CONFIG_BOARD_INTEL_MTLRVP_P_MCHP is not set
|
||||||
|
# CONFIG_BOARD_INTEL_PANTHERLAKE_CRB is not set
|
||||||
|
|
||||||
#
|
#
|
||||||
# Ptlrvp
|
# Ptlrvp
|
||||||
@@ -232,7 +234,9 @@ CONFIG_D3COLD_SUPPORT=y
|
|||||||
CONFIG_PC_CMOS_BASE_PORT_BANK1=0x72
|
CONFIG_PC_CMOS_BASE_PORT_BANK1=0x72
|
||||||
CONFIG_MAXIMUM_SUPPORTED_FREQUENCY=0
|
CONFIG_MAXIMUM_SUPPORTED_FREQUENCY=0
|
||||||
CONFIG_HEAP_SIZE=0x100000
|
CONFIG_HEAP_SIZE=0x100000
|
||||||
|
# CONFIG_BOOTMEDIA_SMM_BWP is not set
|
||||||
# CONFIG_DRIVERS_EFI_FW_INFO is not set
|
# CONFIG_DRIVERS_EFI_FW_INFO is not set
|
||||||
|
# CONFIG_TCG_OPAL_S3_UNLOCK is not set
|
||||||
CONFIG_BOARD_ROMSIZE_KB_512=y
|
CONFIG_BOARD_ROMSIZE_KB_512=y
|
||||||
# CONFIG_COREBOOT_ROMSIZE_KB_256 is not set
|
# CONFIG_COREBOOT_ROMSIZE_KB_256 is not set
|
||||||
CONFIG_COREBOOT_ROMSIZE_KB_512=y
|
CONFIG_COREBOOT_ROMSIZE_KB_512=y
|
||||||
@@ -283,10 +287,6 @@ CONFIG_INTEL_GMA_BCLM_OFFSET=0xc8256
|
|||||||
CONFIG_INTEL_GMA_BCLM_WIDTH=16
|
CONFIG_INTEL_GMA_BCLM_WIDTH=16
|
||||||
CONFIG_BOOTBLOCK_IN_CBFS=y
|
CONFIG_BOOTBLOCK_IN_CBFS=y
|
||||||
CONFIG_HPET_MIN_TICKS=0x80
|
CONFIG_HPET_MIN_TICKS=0x80
|
||||||
CONFIG_FIXED_MCHBAR_MMIO_BASE=0xfed14000
|
|
||||||
CONFIG_FIXED_DMIBAR_MMIO_BASE=0xfed18000
|
|
||||||
CONFIG_FIXED_EPBAR_MMIO_BASE=0xfed19000
|
|
||||||
# CONFIG_PCIEXP_COMMON_CLOCK is not set
|
|
||||||
CONFIG_SOC_PHYSICAL_ADDRESS_WIDTH=0
|
CONFIG_SOC_PHYSICAL_ADDRESS_WIDTH=0
|
||||||
CONFIG_RAMSTAGE_CBFS_CACHE_SIZE=0x4000
|
CONFIG_RAMSTAGE_CBFS_CACHE_SIZE=0x4000
|
||||||
CONFIG_CBFS_CACHE_ALIGN=8
|
CONFIG_CBFS_CACHE_ALIGN=8
|
||||||
@@ -322,6 +322,7 @@ CONFIG_SETUP_XIP_CACHE=y
|
|||||||
CONFIG_HAVE_SMI_HANDLER=y
|
CONFIG_HAVE_SMI_HANDLER=y
|
||||||
CONFIG_NEED_SMALL_2MB_PAGE_TABLES=y
|
CONFIG_NEED_SMALL_2MB_PAGE_TABLES=y
|
||||||
CONFIG_SMM_TSEG=y
|
CONFIG_SMM_TSEG=y
|
||||||
|
CONFIG_SMM_OPAL_S3_STATE_SMRAM_SIZE=0x0
|
||||||
CONFIG_SMM_LAPIC_REMAP_MITIGATION=y
|
CONFIG_SMM_LAPIC_REMAP_MITIGATION=y
|
||||||
CONFIG_SMM_PCI_RESOURCE_STORE_NUM_SLOTS=8
|
CONFIG_SMM_PCI_RESOURCE_STORE_NUM_SLOTS=8
|
||||||
CONFIG_AP_STACK_SIZE=0x800
|
CONFIG_AP_STACK_SIZE=0x800
|
||||||
@@ -338,6 +339,9 @@ CONFIG_CPU_MICROCODE_CBFS_DEFAULT_BINS=y
|
|||||||
#
|
#
|
||||||
# Northbridge
|
# Northbridge
|
||||||
#
|
#
|
||||||
|
CONFIG_FIXED_MCHBAR_MMIO_BASE=0xfed14000
|
||||||
|
CONFIG_FIXED_DMIBAR_MMIO_BASE=0xfed18000
|
||||||
|
CONFIG_FIXED_EPBAR_MMIO_BASE=0xfed19000
|
||||||
CONFIG_NORTHBRIDGE_INTEL_I945=y
|
CONFIG_NORTHBRIDGE_INTEL_I945=y
|
||||||
CONFIG_NORTHBRIDGE_INTEL_SUBTYPE_I945GC=y
|
CONFIG_NORTHBRIDGE_INTEL_SUBTYPE_I945GC=y
|
||||||
|
|
||||||
@@ -346,6 +350,7 @@ CONFIG_NORTHBRIDGE_INTEL_SUBTYPE_I945GC=y
|
|||||||
#
|
#
|
||||||
# CONFIG_PCIEXP_HOTPLUG is not set
|
# CONFIG_PCIEXP_HOTPLUG is not set
|
||||||
CONFIG_SOUTHBRIDGE_INTEL_I82801GX=y
|
CONFIG_SOUTHBRIDGE_INTEL_I82801GX=y
|
||||||
|
# CONFIG_PCIEXP_COMMON_CLOCK is not set
|
||||||
CONFIG_SOUTHBRIDGE_INTEL_COMMON_RESET=y
|
CONFIG_SOUTHBRIDGE_INTEL_COMMON_RESET=y
|
||||||
CONFIG_SOUTHBRIDGE_INTEL_COMMON_RTC=y
|
CONFIG_SOUTHBRIDGE_INTEL_COMMON_RTC=y
|
||||||
CONFIG_SOUTHBRIDGE_INTEL_COMMON_PMCLIB=y
|
CONFIG_SOUTHBRIDGE_INTEL_COMMON_PMCLIB=y
|
||||||
@@ -382,6 +387,7 @@ CONFIG_ARCH_VERSTAGE_X86_32=y
|
|||||||
CONFIG_ARCH_ROMSTAGE_X86_32=y
|
CONFIG_ARCH_ROMSTAGE_X86_32=y
|
||||||
CONFIG_ARCH_POSTCAR_X86_32=y
|
CONFIG_ARCH_POSTCAR_X86_32=y
|
||||||
CONFIG_ARCH_RAMSTAGE_X86_32=y
|
CONFIG_ARCH_RAMSTAGE_X86_32=y
|
||||||
|
CONFIG_ARCH_SMM_X86_32=y
|
||||||
CONFIG_ARCH_ALL_STAGES_X86_32=y
|
CONFIG_ARCH_ALL_STAGES_X86_32=y
|
||||||
CONFIG_RESERVED_PHYSICAL_ADDRESS_BITS_SUPPORT=y
|
CONFIG_RESERVED_PHYSICAL_ADDRESS_BITS_SUPPORT=y
|
||||||
CONFIG_AP_IN_SIPI_WAIT=y
|
CONFIG_AP_IN_SIPI_WAIT=y
|
||||||
@@ -402,6 +408,7 @@ CONFIG_X86_BOOTBLOCK_EXTRA_PROGRAM_SZ=0
|
|||||||
CONFIG_DEFAULT_EBDA_LOWMEM=0x100000
|
CONFIG_DEFAULT_EBDA_LOWMEM=0x100000
|
||||||
CONFIG_DEFAULT_EBDA_SEGMENT=0xF600
|
CONFIG_DEFAULT_EBDA_SEGMENT=0xF600
|
||||||
CONFIG_DEFAULT_EBDA_SIZE=0x400
|
CONFIG_DEFAULT_EBDA_SIZE=0x400
|
||||||
|
CONFIG_IOAPIC=y
|
||||||
# end of Chipset
|
# end of Chipset
|
||||||
|
|
||||||
#
|
#
|
||||||
@@ -520,6 +527,11 @@ CONFIG_PCR_FW_VER=10
|
|||||||
CONFIG_PCR_RUNTIME_DATA=3
|
CONFIG_PCR_RUNTIME_DATA=3
|
||||||
# end of Trusted Platform Module
|
# end of Trusted Platform Module
|
||||||
|
|
||||||
|
#
|
||||||
|
# TCG storage
|
||||||
|
#
|
||||||
|
# end of TCG storage
|
||||||
|
|
||||||
#
|
#
|
||||||
# Memory initialization
|
# Memory initialization
|
||||||
#
|
#
|
||||||
@@ -531,7 +543,6 @@ CONFIG_SECURITY_CLEAR_DRAM_ON_REGULAR_BOOT=y
|
|||||||
CONFIG_BOOTMEDIA_LOCK_NONE=y
|
CONFIG_BOOTMEDIA_LOCK_NONE=y
|
||||||
# CONFIG_BOOTMEDIA_LOCK_CONTROLLER is not set
|
# CONFIG_BOOTMEDIA_LOCK_CONTROLLER is not set
|
||||||
# CONFIG_BOOTMEDIA_LOCK_CHIP is not set
|
# CONFIG_BOOTMEDIA_LOCK_CHIP is not set
|
||||||
# CONFIG_BOOTMEDIA_SMM_BWP is not set
|
|
||||||
# end of Security
|
# end of Security
|
||||||
|
|
||||||
CONFIG_ACPI_HAVE_PCAT_8259=y
|
CONFIG_ACPI_HAVE_PCAT_8259=y
|
||||||
@@ -581,7 +592,6 @@ CONFIG_HAVE_ACPI_RESUME=y
|
|||||||
CONFIG_RESUME_PATH_SAME_AS_BOOT=y
|
CONFIG_RESUME_PATH_SAME_AS_BOOT=y
|
||||||
CONFIG_HAVE_MONOTONIC_TIMER=y
|
CONFIG_HAVE_MONOTONIC_TIMER=y
|
||||||
CONFIG_HAVE_OPTION_TABLE=y
|
CONFIG_HAVE_OPTION_TABLE=y
|
||||||
CONFIG_IOAPIC=y
|
|
||||||
CONFIG_USE_WATCHDOG_ON_BOOT=y
|
CONFIG_USE_WATCHDOG_ON_BOOT=y
|
||||||
CONFIG_HAVE_MP_TABLE=y
|
CONFIG_HAVE_MP_TABLE=y
|
||||||
CONFIG_HAVE_PIRQ_TABLE=y
|
CONFIG_HAVE_PIRQ_TABLE=y
|
||||||
@@ -641,9 +651,11 @@ CONFIG_DECOMPRESS_OFAST=y
|
|||||||
# Boot Logo Configuration
|
# Boot Logo Configuration
|
||||||
#
|
#
|
||||||
# CONFIG_BMP_LOGO is not set
|
# CONFIG_BMP_LOGO is not set
|
||||||
|
CONFIG_PLATFORM_POST_RENDER_DELAY_SEC=5
|
||||||
|
# CONFIG_PLATFORM_HAS_SECONDARY_BOOT_INDICATOR_LOGO is not set
|
||||||
|
# CONFIG_FRAMEBUFFER_SPLASH_TEXT is not set
|
||||||
# end of Boot Logo Configuration
|
# end of Boot Logo Configuration
|
||||||
|
|
||||||
CONFIG_WARNINGS_ARE_ERRORS=y
|
|
||||||
CONFIG_MAX_REBOOT_CNT=3
|
CONFIG_MAX_REBOOT_CNT=3
|
||||||
CONFIG_RELOCATABLE_MODULES=y
|
CONFIG_RELOCATABLE_MODULES=y
|
||||||
CONFIG_GENERIC_GPIO_LIB=y
|
CONFIG_GENERIC_GPIO_LIB=y
|
||||||
|
|||||||
@@ -101,6 +101,7 @@ CONFIG_VENDOR_INTEL=y
|
|||||||
# CONFIG_VENDOR_PRODRIVE is not set
|
# CONFIG_VENDOR_PRODRIVE is not set
|
||||||
# CONFIG_VENDOR_PROTECTLI is not set
|
# CONFIG_VENDOR_PROTECTLI is not set
|
||||||
# CONFIG_VENDOR_PURISM is not set
|
# CONFIG_VENDOR_PURISM is not set
|
||||||
|
# CONFIG_VENDOR_QOTOM is not set
|
||||||
# CONFIG_VENDOR_RAPTOR_CS is not set
|
# CONFIG_VENDOR_RAPTOR_CS is not set
|
||||||
# CONFIG_VENDOR_RAZER is not set
|
# CONFIG_VENDOR_RAZER is not set
|
||||||
# CONFIG_VENDOR_RODA is not set
|
# CONFIG_VENDOR_RODA is not set
|
||||||
@@ -210,6 +211,7 @@ CONFIG_BOARD_INTEL_D945GCLF=y
|
|||||||
# CONFIG_BOARD_INTEL_MTLRVP_P_EXT_EC is not set
|
# CONFIG_BOARD_INTEL_MTLRVP_P_EXT_EC is not set
|
||||||
# CONFIG_BOARD_INTEL_MTLRVP4ES_P_EXT_EC is not set
|
# CONFIG_BOARD_INTEL_MTLRVP4ES_P_EXT_EC is not set
|
||||||
# CONFIG_BOARD_INTEL_MTLRVP_P_MCHP is not set
|
# CONFIG_BOARD_INTEL_MTLRVP_P_MCHP is not set
|
||||||
|
# CONFIG_BOARD_INTEL_PANTHERLAKE_CRB is not set
|
||||||
|
|
||||||
#
|
#
|
||||||
# Ptlrvp
|
# Ptlrvp
|
||||||
@@ -232,7 +234,9 @@ CONFIG_D3COLD_SUPPORT=y
|
|||||||
CONFIG_PC_CMOS_BASE_PORT_BANK1=0x72
|
CONFIG_PC_CMOS_BASE_PORT_BANK1=0x72
|
||||||
CONFIG_MAXIMUM_SUPPORTED_FREQUENCY=0
|
CONFIG_MAXIMUM_SUPPORTED_FREQUENCY=0
|
||||||
CONFIG_HEAP_SIZE=0x100000
|
CONFIG_HEAP_SIZE=0x100000
|
||||||
|
# CONFIG_BOOTMEDIA_SMM_BWP is not set
|
||||||
# CONFIG_DRIVERS_EFI_FW_INFO is not set
|
# CONFIG_DRIVERS_EFI_FW_INFO is not set
|
||||||
|
# CONFIG_TCG_OPAL_S3_UNLOCK is not set
|
||||||
CONFIG_BOARD_ROMSIZE_KB_512=y
|
CONFIG_BOARD_ROMSIZE_KB_512=y
|
||||||
# CONFIG_COREBOOT_ROMSIZE_KB_256 is not set
|
# CONFIG_COREBOOT_ROMSIZE_KB_256 is not set
|
||||||
# CONFIG_COREBOOT_ROMSIZE_KB_512 is not set
|
# CONFIG_COREBOOT_ROMSIZE_KB_512 is not set
|
||||||
@@ -283,10 +287,6 @@ CONFIG_INTEL_GMA_BCLM_OFFSET=0xc8256
|
|||||||
CONFIG_INTEL_GMA_BCLM_WIDTH=16
|
CONFIG_INTEL_GMA_BCLM_WIDTH=16
|
||||||
CONFIG_BOOTBLOCK_IN_CBFS=y
|
CONFIG_BOOTBLOCK_IN_CBFS=y
|
||||||
CONFIG_HPET_MIN_TICKS=0x80
|
CONFIG_HPET_MIN_TICKS=0x80
|
||||||
CONFIG_FIXED_MCHBAR_MMIO_BASE=0xfed14000
|
|
||||||
CONFIG_FIXED_DMIBAR_MMIO_BASE=0xfed18000
|
|
||||||
CONFIG_FIXED_EPBAR_MMIO_BASE=0xfed19000
|
|
||||||
# CONFIG_PCIEXP_COMMON_CLOCK is not set
|
|
||||||
CONFIG_SOC_PHYSICAL_ADDRESS_WIDTH=0
|
CONFIG_SOC_PHYSICAL_ADDRESS_WIDTH=0
|
||||||
CONFIG_RAMSTAGE_CBFS_CACHE_SIZE=0x4000
|
CONFIG_RAMSTAGE_CBFS_CACHE_SIZE=0x4000
|
||||||
CONFIG_CBFS_CACHE_ALIGN=8
|
CONFIG_CBFS_CACHE_ALIGN=8
|
||||||
@@ -322,6 +322,7 @@ CONFIG_SETUP_XIP_CACHE=y
|
|||||||
CONFIG_HAVE_SMI_HANDLER=y
|
CONFIG_HAVE_SMI_HANDLER=y
|
||||||
CONFIG_NEED_SMALL_2MB_PAGE_TABLES=y
|
CONFIG_NEED_SMALL_2MB_PAGE_TABLES=y
|
||||||
CONFIG_SMM_TSEG=y
|
CONFIG_SMM_TSEG=y
|
||||||
|
CONFIG_SMM_OPAL_S3_STATE_SMRAM_SIZE=0x0
|
||||||
CONFIG_SMM_LAPIC_REMAP_MITIGATION=y
|
CONFIG_SMM_LAPIC_REMAP_MITIGATION=y
|
||||||
CONFIG_SMM_PCI_RESOURCE_STORE_NUM_SLOTS=8
|
CONFIG_SMM_PCI_RESOURCE_STORE_NUM_SLOTS=8
|
||||||
CONFIG_AP_STACK_SIZE=0x800
|
CONFIG_AP_STACK_SIZE=0x800
|
||||||
@@ -338,6 +339,9 @@ CONFIG_CPU_MICROCODE_CBFS_DEFAULT_BINS=y
|
|||||||
#
|
#
|
||||||
# Northbridge
|
# Northbridge
|
||||||
#
|
#
|
||||||
|
CONFIG_FIXED_MCHBAR_MMIO_BASE=0xfed14000
|
||||||
|
CONFIG_FIXED_DMIBAR_MMIO_BASE=0xfed18000
|
||||||
|
CONFIG_FIXED_EPBAR_MMIO_BASE=0xfed19000
|
||||||
CONFIG_NORTHBRIDGE_INTEL_I945=y
|
CONFIG_NORTHBRIDGE_INTEL_I945=y
|
||||||
CONFIG_NORTHBRIDGE_INTEL_SUBTYPE_I945GC=y
|
CONFIG_NORTHBRIDGE_INTEL_SUBTYPE_I945GC=y
|
||||||
|
|
||||||
@@ -346,6 +350,7 @@ CONFIG_NORTHBRIDGE_INTEL_SUBTYPE_I945GC=y
|
|||||||
#
|
#
|
||||||
# CONFIG_PCIEXP_HOTPLUG is not set
|
# CONFIG_PCIEXP_HOTPLUG is not set
|
||||||
CONFIG_SOUTHBRIDGE_INTEL_I82801GX=y
|
CONFIG_SOUTHBRIDGE_INTEL_I82801GX=y
|
||||||
|
# CONFIG_PCIEXP_COMMON_CLOCK is not set
|
||||||
CONFIG_SOUTHBRIDGE_INTEL_COMMON_RESET=y
|
CONFIG_SOUTHBRIDGE_INTEL_COMMON_RESET=y
|
||||||
CONFIG_SOUTHBRIDGE_INTEL_COMMON_RTC=y
|
CONFIG_SOUTHBRIDGE_INTEL_COMMON_RTC=y
|
||||||
CONFIG_SOUTHBRIDGE_INTEL_COMMON_PMCLIB=y
|
CONFIG_SOUTHBRIDGE_INTEL_COMMON_PMCLIB=y
|
||||||
@@ -382,6 +387,7 @@ CONFIG_ARCH_VERSTAGE_X86_32=y
|
|||||||
CONFIG_ARCH_ROMSTAGE_X86_32=y
|
CONFIG_ARCH_ROMSTAGE_X86_32=y
|
||||||
CONFIG_ARCH_POSTCAR_X86_32=y
|
CONFIG_ARCH_POSTCAR_X86_32=y
|
||||||
CONFIG_ARCH_RAMSTAGE_X86_32=y
|
CONFIG_ARCH_RAMSTAGE_X86_32=y
|
||||||
|
CONFIG_ARCH_SMM_X86_32=y
|
||||||
CONFIG_ARCH_ALL_STAGES_X86_32=y
|
CONFIG_ARCH_ALL_STAGES_X86_32=y
|
||||||
CONFIG_RESERVED_PHYSICAL_ADDRESS_BITS_SUPPORT=y
|
CONFIG_RESERVED_PHYSICAL_ADDRESS_BITS_SUPPORT=y
|
||||||
CONFIG_AP_IN_SIPI_WAIT=y
|
CONFIG_AP_IN_SIPI_WAIT=y
|
||||||
@@ -402,6 +408,7 @@ CONFIG_X86_BOOTBLOCK_EXTRA_PROGRAM_SZ=0
|
|||||||
CONFIG_DEFAULT_EBDA_LOWMEM=0x100000
|
CONFIG_DEFAULT_EBDA_LOWMEM=0x100000
|
||||||
CONFIG_DEFAULT_EBDA_SEGMENT=0xF600
|
CONFIG_DEFAULT_EBDA_SEGMENT=0xF600
|
||||||
CONFIG_DEFAULT_EBDA_SIZE=0x400
|
CONFIG_DEFAULT_EBDA_SIZE=0x400
|
||||||
|
CONFIG_IOAPIC=y
|
||||||
# end of Chipset
|
# end of Chipset
|
||||||
|
|
||||||
#
|
#
|
||||||
@@ -520,6 +527,11 @@ CONFIG_PCR_FW_VER=10
|
|||||||
CONFIG_PCR_RUNTIME_DATA=3
|
CONFIG_PCR_RUNTIME_DATA=3
|
||||||
# end of Trusted Platform Module
|
# end of Trusted Platform Module
|
||||||
|
|
||||||
|
#
|
||||||
|
# TCG storage
|
||||||
|
#
|
||||||
|
# end of TCG storage
|
||||||
|
|
||||||
#
|
#
|
||||||
# Memory initialization
|
# Memory initialization
|
||||||
#
|
#
|
||||||
@@ -531,7 +543,6 @@ CONFIG_SECURITY_CLEAR_DRAM_ON_REGULAR_BOOT=y
|
|||||||
CONFIG_BOOTMEDIA_LOCK_NONE=y
|
CONFIG_BOOTMEDIA_LOCK_NONE=y
|
||||||
# CONFIG_BOOTMEDIA_LOCK_CONTROLLER is not set
|
# CONFIG_BOOTMEDIA_LOCK_CONTROLLER is not set
|
||||||
# CONFIG_BOOTMEDIA_LOCK_CHIP is not set
|
# CONFIG_BOOTMEDIA_LOCK_CHIP is not set
|
||||||
# CONFIG_BOOTMEDIA_SMM_BWP is not set
|
|
||||||
# end of Security
|
# end of Security
|
||||||
|
|
||||||
CONFIG_ACPI_HAVE_PCAT_8259=y
|
CONFIG_ACPI_HAVE_PCAT_8259=y
|
||||||
@@ -581,7 +592,6 @@ CONFIG_HAVE_ACPI_RESUME=y
|
|||||||
CONFIG_RESUME_PATH_SAME_AS_BOOT=y
|
CONFIG_RESUME_PATH_SAME_AS_BOOT=y
|
||||||
CONFIG_HAVE_MONOTONIC_TIMER=y
|
CONFIG_HAVE_MONOTONIC_TIMER=y
|
||||||
CONFIG_HAVE_OPTION_TABLE=y
|
CONFIG_HAVE_OPTION_TABLE=y
|
||||||
CONFIG_IOAPIC=y
|
|
||||||
CONFIG_USE_WATCHDOG_ON_BOOT=y
|
CONFIG_USE_WATCHDOG_ON_BOOT=y
|
||||||
CONFIG_HAVE_MP_TABLE=y
|
CONFIG_HAVE_MP_TABLE=y
|
||||||
CONFIG_HAVE_PIRQ_TABLE=y
|
CONFIG_HAVE_PIRQ_TABLE=y
|
||||||
@@ -641,9 +651,11 @@ CONFIG_DECOMPRESS_OFAST=y
|
|||||||
# Boot Logo Configuration
|
# Boot Logo Configuration
|
||||||
#
|
#
|
||||||
# CONFIG_BMP_LOGO is not set
|
# CONFIG_BMP_LOGO is not set
|
||||||
|
CONFIG_PLATFORM_POST_RENDER_DELAY_SEC=5
|
||||||
|
# CONFIG_PLATFORM_HAS_SECONDARY_BOOT_INDICATOR_LOGO is not set
|
||||||
|
# CONFIG_FRAMEBUFFER_SPLASH_TEXT is not set
|
||||||
# end of Boot Logo Configuration
|
# end of Boot Logo Configuration
|
||||||
|
|
||||||
CONFIG_WARNINGS_ARE_ERRORS=y
|
|
||||||
CONFIG_MAX_REBOOT_CNT=3
|
CONFIG_MAX_REBOOT_CNT=3
|
||||||
CONFIG_RELOCATABLE_MODULES=y
|
CONFIG_RELOCATABLE_MODULES=y
|
||||||
CONFIG_GENERIC_GPIO_LIB=y
|
CONFIG_GENERIC_GPIO_LIB=y
|
||||||
|
|||||||
@@ -1,30 +1,30 @@
|
|||||||
From 4e350ac1b7d5f27ae0887bb016d748b0987ad14d Mon Sep 17 00:00:00 2001
|
From b6cbef6dc28cfe5c376310391a7bc0869ea5ffdb Mon Sep 17 00:00:00 2001
|
||||||
From: Vitali64 <5405891-vitali64yt@users.noreply.gitlab.com>
|
From: Vitali64 <5405891-vitali64yt@users.noreply.gitlab.com>
|
||||||
Date: Wed, 27 Oct 2021 13:36:01 +0200
|
Date: Wed, 27 Oct 2021 13:36:01 +0200
|
||||||
Subject: [PATCH 01/41] add c3 and clockgen to apple/macbook21
|
Subject: [PATCH 01/51] add c3 and clockgen to apple/macbook21
|
||||||
|
|
||||||
---
|
---
|
||||||
src/mainboard/apple/macbook21/Kconfig | 1 +
|
src/mainboard/apple/i945_macs/Kconfig | 1 +
|
||||||
src/mainboard/apple/macbook21/cstates.c | 13 +++++++++++++
|
src/mainboard/apple/i945_macs/cstates.c | 13 +++++++++++++
|
||||||
src/mainboard/apple/macbook21/devicetree.cb | 6 ++++++
|
src/mainboard/apple/i945_macs/devicetree.cb | 6 ++++++
|
||||||
3 files changed, 20 insertions(+)
|
3 files changed, 20 insertions(+)
|
||||||
|
|
||||||
diff --git a/src/mainboard/apple/macbook21/Kconfig b/src/mainboard/apple/macbook21/Kconfig
|
diff --git a/src/mainboard/apple/i945_macs/Kconfig b/src/mainboard/apple/i945_macs/Kconfig
|
||||||
index 330d8efae2..cf10343554 100644
|
index 42774e484a..cd5155e81a 100644
|
||||||
--- a/src/mainboard/apple/macbook21/Kconfig
|
--- a/src/mainboard/apple/i945_macs/Kconfig
|
||||||
+++ b/src/mainboard/apple/macbook21/Kconfig
|
+++ b/src/mainboard/apple/i945_macs/Kconfig
|
||||||
@@ -18,6 +18,7 @@ config BOARD_SPECIFIC_OPTIONS
|
@@ -20,6 +20,7 @@ config BOARD_APPLE_MACBOOK11
|
||||||
select HAVE_ACPI_TABLES
|
bool
|
||||||
select HAVE_ACPI_RESUME
|
select BOARD_APPLE_I945_MACS_COMMON
|
||||||
select I945_LVDS
|
select I945_LVDS
|
||||||
+ select DRIVERS_I2C_CK505
|
+ select DRIVERS_I2C_CK505
|
||||||
|
|
||||||
config MAINBOARD_DIR
|
config BOARD_APPLE_MACBOOK21
|
||||||
default "apple/macbook21"
|
bool
|
||||||
diff --git a/src/mainboard/apple/macbook21/cstates.c b/src/mainboard/apple/macbook21/cstates.c
|
diff --git a/src/mainboard/apple/i945_macs/cstates.c b/src/mainboard/apple/i945_macs/cstates.c
|
||||||
index 13d06f0839..88b8669c61 100644
|
index 13d06f0839..88b8669c61 100644
|
||||||
--- a/src/mainboard/apple/macbook21/cstates.c
|
--- a/src/mainboard/apple/i945_macs/cstates.c
|
||||||
+++ b/src/mainboard/apple/macbook21/cstates.c
|
+++ b/src/mainboard/apple/i945_macs/cstates.c
|
||||||
@@ -29,6 +29,19 @@ static const acpi_cstate_t cst_entries[] = {
|
@@ -29,6 +29,19 @@ static const acpi_cstate_t cst_entries[] = {
|
||||||
.addrh = 0,
|
.addrh = 0,
|
||||||
}
|
}
|
||||||
@@ -45,11 +45,11 @@ index 13d06f0839..88b8669c61 100644
|
|||||||
};
|
};
|
||||||
|
|
||||||
int get_cst_entries(const acpi_cstate_t **entries)
|
int get_cst_entries(const acpi_cstate_t **entries)
|
||||||
diff --git a/src/mainboard/apple/macbook21/devicetree.cb b/src/mainboard/apple/macbook21/devicetree.cb
|
diff --git a/src/mainboard/apple/i945_macs/devicetree.cb b/src/mainboard/apple/i945_macs/devicetree.cb
|
||||||
index fd86e939b9..263fbabcd1 100644
|
index b17f8ae529..18731b067f 100644
|
||||||
--- a/src/mainboard/apple/macbook21/devicetree.cb
|
--- a/src/mainboard/apple/i945_macs/devicetree.cb
|
||||||
+++ b/src/mainboard/apple/macbook21/devicetree.cb
|
+++ b/src/mainboard/apple/i945_macs/devicetree.cb
|
||||||
@@ -100,7 +100,13 @@ chip northbridge/intel/i945
|
@@ -89,7 +89,13 @@ chip northbridge/intel/i945
|
||||||
end
|
end
|
||||||
device pci 1f.3 on # SMBUS
|
device pci 1f.3 on # SMBUS
|
||||||
subsystemid 0x8086 0x7270
|
subsystemid 0x8086 0x7270
|
||||||
|
|||||||
+1097
File diff suppressed because it is too large
Load Diff
+2
-2
@@ -1,7 +1,7 @@
|
|||||||
From 0322228c25be7d95e7dbcc905dec81960905152b Mon Sep 17 00:00:00 2001
|
From c1fd80b55e3ab8f651c2ad6e6eec6cdcb3922f9b Mon Sep 17 00:00:00 2001
|
||||||
From: persmule <persmule@gmail.com>
|
From: persmule <persmule@gmail.com>
|
||||||
Date: Sun, 31 Oct 2021 23:33:26 +0000
|
Date: Sun, 31 Oct 2021 23:33:26 +0000
|
||||||
Subject: [PATCH 02/41] lenovo/t400: Enable all SATA ports
|
Subject: [PATCH 03/51] lenovo/t400: Enable all SATA ports
|
||||||
|
|
||||||
There are 2 SATA ports on the chassis of t400(s), but at least one dock for
|
There are 2 SATA ports on the chassis of t400(s), but at least one dock for
|
||||||
t400 contains a port for (P/S)ATA device, and t400s has a eSATA port on its
|
t400 contains a port for (P/S)ATA device, and t400s has a eSATA port on its
|
||||||
+2
-2
@@ -1,7 +1,7 @@
|
|||||||
From 4714f4388bf90fc7ff3d25dd62feec07de5f4c7e Mon Sep 17 00:00:00 2001
|
From bf1bb17d48b43ca468bca0b2d31315450f8cf8c6 Mon Sep 17 00:00:00 2001
|
||||||
From: Leah Rowe <leah@libreboot.org>
|
From: Leah Rowe <leah@libreboot.org>
|
||||||
Date: Mon, 3 Jan 2022 19:06:22 +0000
|
Date: Mon, 3 Jan 2022 19:06:22 +0000
|
||||||
Subject: [PATCH 03/41] lenovo/x230: set me_state=Disabled in cmos.default
|
Subject: [PATCH 04/51] lenovo/x230: set me_state=Disabled in cmos.default
|
||||||
|
|
||||||
I only recently found out about this. It's possible to use me_cleaner to
|
I only recently found out about this. It's possible to use me_cleaner to
|
||||||
do the same thing, but some people might just flash coreboot and not do
|
do the same thing, but some people might just flash coreboot and not do
|
||||||
+4
-4
@@ -1,7 +1,7 @@
|
|||||||
From 0d8c12b68060ebfe4df4cf0d7cb1abd4c2b2243b Mon Sep 17 00:00:00 2001
|
From c0b5b390507c1a46af3224bd61f5c971e99607a2 Mon Sep 17 00:00:00 2001
|
||||||
From: Leah Rowe <leah@libreboot.org>
|
From: Leah Rowe <leah@libreboot.org>
|
||||||
Date: Wed, 2 Mar 2022 21:50:01 +0000
|
Date: Wed, 2 Mar 2022 21:50:01 +0000
|
||||||
Subject: [PATCH 04/41] set me_state=Disabled on all cmos.default files!
|
Subject: [PATCH 05/51] set me_state=Disabled on all cmos.default files!
|
||||||
|
|
||||||
yeah. why the hell isn't this the default
|
yeah. why the hell isn't this the default
|
||||||
|
|
||||||
@@ -50,13 +50,13 @@ index 6fd26c5fe3..27a62d07b3 100644
|
|||||||
-me_state=Normal
|
-me_state=Normal
|
||||||
+me_state=Disabled
|
+me_state=Disabled
|
||||||
diff --git a/src/mainboard/lenovo/t430/cmos.default b/src/mainboard/lenovo/t430/cmos.default
|
diff --git a/src/mainboard/lenovo/t430/cmos.default b/src/mainboard/lenovo/t430/cmos.default
|
||||||
index c896eadec1..6d1e172056 100644
|
index 4857f92f67..ab1be1a678 100644
|
||||||
--- a/src/mainboard/lenovo/t430/cmos.default
|
--- a/src/mainboard/lenovo/t430/cmos.default
|
||||||
+++ b/src/mainboard/lenovo/t430/cmos.default
|
+++ b/src/mainboard/lenovo/t430/cmos.default
|
||||||
@@ -17,4 +17,4 @@ trackpoint=Enable
|
@@ -17,4 +17,4 @@ trackpoint=Enable
|
||||||
backlight=Both
|
backlight=Both
|
||||||
usb_always_on=Disable
|
|
||||||
hybrid_graphics_mode=Integrated Only
|
hybrid_graphics_mode=Integrated Only
|
||||||
|
usb_always_on=Disable
|
||||||
-me_state=Normal
|
-me_state=Normal
|
||||||
+me_state=Disabled
|
+me_state=Disabled
|
||||||
diff --git a/src/mainboard/lenovo/t430s/cmos.default b/src/mainboard/lenovo/t430s/cmos.default
|
diff --git a/src/mainboard/lenovo/t430s/cmos.default b/src/mainboard/lenovo/t430s/cmos.default
|
||||||
+12
-12
@@ -1,7 +1,7 @@
|
|||||||
From a3bc9753261ebd534df6c6752169b3edbb588a97 Mon Sep 17 00:00:00 2001
|
From 75892a195d53054ceee67e23c487c4103f559332 Mon Sep 17 00:00:00 2001
|
||||||
From: Leah Rowe <info@minifree.org>
|
From: Leah Rowe <info@minifree.org>
|
||||||
Date: Sun, 19 Feb 2023 18:21:43 +0000
|
Date: Sun, 19 Feb 2023 18:21:43 +0000
|
||||||
Subject: [PATCH 05/41] util/ifdtool: add --nuke flag (all 0xFF on region)
|
Subject: [PATCH 06/51] util/ifdtool: add --nuke flag (all 0xFF on region)
|
||||||
|
|
||||||
When this option is used, the region's contents are overwritten
|
When this option is used, the region's contents are overwritten
|
||||||
with all ones (0xFF).
|
with all ones (0xFF).
|
||||||
@@ -20,10 +20,10 @@ Signed-off-by: Leah Rowe <leah@libreboot.org>
|
|||||||
1 file changed, 84 insertions(+), 32 deletions(-)
|
1 file changed, 84 insertions(+), 32 deletions(-)
|
||||||
|
|
||||||
diff --git a/util/ifdtool/ifdtool.c b/util/ifdtool/ifdtool.c
|
diff --git a/util/ifdtool/ifdtool.c b/util/ifdtool/ifdtool.c
|
||||||
index 75238c73b2..ea8dfc788d 100644
|
index 0b75db54bd..7f0c10bd0b 100644
|
||||||
--- a/util/ifdtool/ifdtool.c
|
--- a/util/ifdtool/ifdtool.c
|
||||||
+++ b/util/ifdtool/ifdtool.c
|
+++ b/util/ifdtool/ifdtool.c
|
||||||
@@ -2240,6 +2240,7 @@ static void print_usage(const char *name)
|
@@ -2252,6 +2252,7 @@ static void print_usage(const char *name)
|
||||||
" tgl - Tiger Lake\n"
|
" tgl - Tiger Lake\n"
|
||||||
" wbg - Wellsburg\n"
|
" wbg - Wellsburg\n"
|
||||||
" -S | --setpchstrap Write a PCH strap\n"
|
" -S | --setpchstrap Write a PCH strap\n"
|
||||||
@@ -31,7 +31,7 @@ index 75238c73b2..ea8dfc788d 100644
|
|||||||
" -V | --newvalue The new value to write into PCH strap specified by -S\n"
|
" -V | --newvalue The new value to write into PCH strap specified by -S\n"
|
||||||
" -T | --topswapsize Set the Top Swap Block Size PCH strap value\n"
|
" -T | --topswapsize Set the Top Swap Block Size PCH strap value\n"
|
||||||
" Possible values: 0x10000, 0x20000, 0x40000, 0x80000,\n"
|
" Possible values: 0x10000, 0x20000, 0x40000, 0x80000,\n"
|
||||||
@@ -2251,6 +2252,60 @@ static void print_usage(const char *name)
|
@@ -2263,6 +2264,60 @@ static void print_usage(const char *name)
|
||||||
"\n");
|
"\n");
|
||||||
}
|
}
|
||||||
|
|
||||||
@@ -92,7 +92,7 @@ index 75238c73b2..ea8dfc788d 100644
|
|||||||
int main(int argc, char *argv[])
|
int main(int argc, char *argv[])
|
||||||
{
|
{
|
||||||
int opt, option_index = 0;
|
int opt, option_index = 0;
|
||||||
@@ -2258,6 +2313,7 @@ int main(int argc, char *argv[])
|
@@ -2270,6 +2325,7 @@ int main(int argc, char *argv[])
|
||||||
int mode_em100 = 0, mode_locked = 0, mode_unlocked = 0, mode_validate = 0;
|
int mode_em100 = 0, mode_locked = 0, mode_unlocked = 0, mode_validate = 0;
|
||||||
int mode_layout = 0, mode_newlayout = 0, mode_density = 0, mode_setstrap = 0;
|
int mode_layout = 0, mode_newlayout = 0, mode_density = 0, mode_setstrap = 0;
|
||||||
int mode_read = 0, mode_altmedisable = 0, altmedisable = 0, mode_fmap_template = 0;
|
int mode_read = 0, mode_altmedisable = 0, altmedisable = 0, mode_fmap_template = 0;
|
||||||
@@ -100,7 +100,7 @@ index 75238c73b2..ea8dfc788d 100644
|
|||||||
int mode_gpr0_disable = 0, mode_gpr0_enable = 0, mode_gpr0_status = 0;
|
int mode_gpr0_disable = 0, mode_gpr0_enable = 0, mode_gpr0_status = 0;
|
||||||
int mode_settopswapsize = 0;
|
int mode_settopswapsize = 0;
|
||||||
char *region_type_string = NULL, *region_fname = NULL, *layout_fname = NULL;
|
char *region_type_string = NULL, *region_fname = NULL, *layout_fname = NULL;
|
||||||
@@ -2294,6 +2350,7 @@ int main(int argc, char *argv[])
|
@@ -2306,6 +2362,7 @@ int main(int argc, char *argv[])
|
||||||
{"setpchstrap", 1, NULL, 'S'},
|
{"setpchstrap", 1, NULL, 'S'},
|
||||||
{"newvalue", 1, NULL, 'V'},
|
{"newvalue", 1, NULL, 'V'},
|
||||||
{"topswapsize", 1, NULL, 'T'},
|
{"topswapsize", 1, NULL, 'T'},
|
||||||
@@ -108,7 +108,7 @@ index 75238c73b2..ea8dfc788d 100644
|
|||||||
{0, 0, 0, 0}
|
{0, 0, 0, 0}
|
||||||
};
|
};
|
||||||
|
|
||||||
@@ -2343,35 +2400,8 @@ int main(int argc, char *argv[])
|
@@ -2355,35 +2412,8 @@ int main(int argc, char *argv[])
|
||||||
region_fname++;
|
region_fname++;
|
||||||
// Descriptor, BIOS, ME, GbE, Platform
|
// Descriptor, BIOS, ME, GbE, Platform
|
||||||
// valid type?
|
// valid type?
|
||||||
@@ -146,7 +146,7 @@ index 75238c73b2..ea8dfc788d 100644
|
|||||||
fprintf(stderr, "No such region type: '%s'\n\n",
|
fprintf(stderr, "No such region type: '%s'\n\n",
|
||||||
region_type_string);
|
region_type_string);
|
||||||
fprintf(stderr, "run '%s -h' for usage\n", argv[0]);
|
fprintf(stderr, "run '%s -h' for usage\n", argv[0]);
|
||||||
@@ -2552,7 +2582,23 @@ int main(int argc, char *argv[])
|
@@ -2564,7 +2594,23 @@ int main(int argc, char *argv[])
|
||||||
mode_settopswapsize = 1;
|
mode_settopswapsize = 1;
|
||||||
top_swap_size_arg = optarg;
|
top_swap_size_arg = optarg;
|
||||||
break;
|
break;
|
||||||
@@ -171,7 +171,7 @@ index 75238c73b2..ea8dfc788d 100644
|
|||||||
print_version();
|
print_version();
|
||||||
exit(EXIT_SUCCESS);
|
exit(EXIT_SUCCESS);
|
||||||
break;
|
break;
|
||||||
@@ -2571,7 +2617,8 @@ int main(int argc, char *argv[])
|
@@ -2583,7 +2629,8 @@ int main(int argc, char *argv[])
|
||||||
if ((mode_dump + mode_layout + mode_fmap_template + mode_extract + mode_inject +
|
if ((mode_dump + mode_layout + mode_fmap_template + mode_extract + mode_inject +
|
||||||
mode_setstrap + mode_settopswapsize + mode_newlayout + (mode_spifreq | mode_em100 |
|
mode_setstrap + mode_settopswapsize + mode_newlayout + (mode_spifreq | mode_em100 |
|
||||||
mode_unlocked | mode_locked) + mode_altmedisable + mode_validate +
|
mode_unlocked | mode_locked) + mode_altmedisable + mode_validate +
|
||||||
@@ -181,7 +181,7 @@ index 75238c73b2..ea8dfc788d 100644
|
|||||||
fprintf(stderr, "You may not specify more than one mode.\n\n");
|
fprintf(stderr, "You may not specify more than one mode.\n\n");
|
||||||
fprintf(stderr, "run '%s -h' for usage\n", argv[0]);
|
fprintf(stderr, "run '%s -h' for usage\n", argv[0]);
|
||||||
exit(EXIT_FAILURE);
|
exit(EXIT_FAILURE);
|
||||||
@@ -2580,7 +2627,8 @@ int main(int argc, char *argv[])
|
@@ -2592,7 +2639,8 @@ int main(int argc, char *argv[])
|
||||||
if ((mode_dump + mode_layout + mode_fmap_template + mode_extract + mode_inject +
|
if ((mode_dump + mode_layout + mode_fmap_template + mode_extract + mode_inject +
|
||||||
mode_setstrap + mode_settopswapsize + mode_newlayout + mode_spifreq + mode_em100 +
|
mode_setstrap + mode_settopswapsize + mode_newlayout + mode_spifreq + mode_em100 +
|
||||||
mode_locked + mode_unlocked + mode_density + mode_altmedisable +
|
mode_locked + mode_unlocked + mode_density + mode_altmedisable +
|
||||||
@@ -191,7 +191,7 @@ index 75238c73b2..ea8dfc788d 100644
|
|||||||
fprintf(stderr, "You need to specify a mode.\n\n");
|
fprintf(stderr, "You need to specify a mode.\n\n");
|
||||||
fprintf(stderr, "run '%s -h' for usage\n", argv[0]);
|
fprintf(stderr, "run '%s -h' for usage\n", argv[0]);
|
||||||
exit(EXIT_FAILURE);
|
exit(EXIT_FAILURE);
|
||||||
@@ -2746,6 +2794,10 @@ int main(int argc, char *argv[])
|
@@ -2758,6 +2806,10 @@ int main(int argc, char *argv[])
|
||||||
write_image(new_filename, image, size);
|
write_image(new_filename, image, size);
|
||||||
}
|
}
|
||||||
|
|
||||||
+2
-2
@@ -1,7 +1,7 @@
|
|||||||
From c3f93c58ddeb1e44daf76db9d67e33bcd2c54a62 Mon Sep 17 00:00:00 2001
|
From e4682c184ded28dc9daf7ae6cae9d121f3803bef Mon Sep 17 00:00:00 2001
|
||||||
From: Nicholas Chin <nic.c3.14@gmail.com>
|
From: Nicholas Chin <nic.c3.14@gmail.com>
|
||||||
Date: Sat, 6 May 2023 15:53:41 -0600
|
Date: Sat, 6 May 2023 15:53:41 -0600
|
||||||
Subject: [PATCH 06/41] mb/dell/e6400: Enable 01.0 device in devicetree for
|
Subject: [PATCH 07/51] mb/dell/e6400: Enable 01.0 device in devicetree for
|
||||||
dGPU models
|
dGPU models
|
||||||
|
|
||||||
Change-Id: I9b8e5d3cd1e1f64dc87b682b1e045b6342924aed
|
Change-Id: I9b8e5d3cd1e1f64dc87b682b1e045b6342924aed
|
||||||
+2
-2
@@ -1,7 +1,7 @@
|
|||||||
From 9c0234bac4d37670da6831e3ff9545a0c6119237 Mon Sep 17 00:00:00 2001
|
From 83a4706b4948797ff57f314c9518f256aea08e79 Mon Sep 17 00:00:00 2001
|
||||||
From: Nicholas Chin <nic.c3.14@gmail.com>
|
From: Nicholas Chin <nic.c3.14@gmail.com>
|
||||||
Date: Fri, 12 May 2023 19:55:15 -0600
|
Date: Fri, 12 May 2023 19:55:15 -0600
|
||||||
Subject: [PATCH 07/41] Remove warning for coreboot images built without a
|
Subject: [PATCH 08/51] Remove warning for coreboot images built without a
|
||||||
payload
|
payload
|
||||||
|
|
||||||
I added this in upstream to prevent people from accidentally flashing
|
I added this in upstream to prevent people from accidentally flashing
|
||||||
+4
-4
@@ -1,7 +1,7 @@
|
|||||||
From 495eab54f7c2224a0ad3da3dc79905182eca6eee Mon Sep 17 00:00:00 2001
|
From 9dbbefa5297329f316adeb95c2a78267be146509 Mon Sep 17 00:00:00 2001
|
||||||
From: Alper Nebi Yasak <alpernebiyasak@gmail.com>
|
From: Alper Nebi Yasak <alpernebiyasak@gmail.com>
|
||||||
Date: Thu, 22 Jun 2023 16:44:27 +0300
|
Date: Thu, 22 Jun 2023 16:44:27 +0300
|
||||||
Subject: [PATCH 08/41] HACK: Disable coreboot related BL31 features
|
Subject: [PATCH 09/51] HACK: Disable coreboot related BL31 features
|
||||||
|
|
||||||
I don't know why, but removing this BL31 make argument lets gru-kevin
|
I don't know why, but removing this BL31 make argument lets gru-kevin
|
||||||
power off properly when shut down from Linux. Needs investigation.
|
power off properly when shut down from Linux. Needs investigation.
|
||||||
@@ -10,10 +10,10 @@ power off properly when shut down from Linux. Needs investigation.
|
|||||||
1 file changed, 3 deletions(-)
|
1 file changed, 3 deletions(-)
|
||||||
|
|
||||||
diff --git a/src/arch/arm64/Makefile.mk b/src/arch/arm64/Makefile.mk
|
diff --git a/src/arch/arm64/Makefile.mk b/src/arch/arm64/Makefile.mk
|
||||||
index 279d31fb47..3d436179fe 100644
|
index 7310ce1c1f..b0a6ed1f84 100644
|
||||||
--- a/src/arch/arm64/Makefile.mk
|
--- a/src/arch/arm64/Makefile.mk
|
||||||
+++ b/src/arch/arm64/Makefile.mk
|
+++ b/src/arch/arm64/Makefile.mk
|
||||||
@@ -162,9 +162,6 @@ BL31_MAKEARGS += LOG_LEVEL=40
|
@@ -158,9 +158,6 @@ BL31_MAKEARGS += LOG_LEVEL=40
|
||||||
# Always enable crash reporting, even on a release build
|
# Always enable crash reporting, even on a release build
|
||||||
BL31_MAKEARGS += CRASH_REPORTING=1
|
BL31_MAKEARGS += CRASH_REPORTING=1
|
||||||
|
|
||||||
+2
-2
@@ -1,7 +1,7 @@
|
|||||||
From bf464f17367c0dfa7f2c667d699800f3c6e60040 Mon Sep 17 00:00:00 2001
|
From 6b112300df5d4538cf19e3f914f0a44628733204 Mon Sep 17 00:00:00 2001
|
||||||
From: Leah Rowe <leah@libreboot.org>
|
From: Leah Rowe <leah@libreboot.org>
|
||||||
Date: Sun, 5 Nov 2023 11:41:41 +0000
|
Date: Sun, 5 Nov 2023 11:41:41 +0000
|
||||||
Subject: [PATCH 09/41] dell/e6430: use ME Soft Temporary Disable
|
Subject: [PATCH 10/51] dell/e6430: use ME Soft Temporary Disable
|
||||||
|
|
||||||
i overlooked this. it's set on other boards.
|
i overlooked this. it's set on other boards.
|
||||||
|
|
||||||
+2
-2
@@ -1,7 +1,7 @@
|
|||||||
From 5c27543224963e7fa17ad18dea27d186685e9f13 Mon Sep 17 00:00:00 2001
|
From 42e64e41ec9ce997f6615b7a67655715a67651b4 Mon Sep 17 00:00:00 2001
|
||||||
From: Riku Viitanen <riku.viitanen@protonmail.com>
|
From: Riku Viitanen <riku.viitanen@protonmail.com>
|
||||||
Date: Sat, 23 Dec 2023 19:02:10 +0200
|
Date: Sat, 23 Dec 2023 19:02:10 +0200
|
||||||
Subject: [PATCH 10/41] mb/hp: Add Compaq Elite 8300 CMT port
|
Subject: [PATCH 11/51] mb/hp: Add Compaq Elite 8300 CMT port
|
||||||
|
|
||||||
Based on autoport and Z220 SuperIO code.
|
Based on autoport and Z220 SuperIO code.
|
||||||
|
|
||||||
+39
-26
@@ -1,7 +1,7 @@
|
|||||||
From 062b28da685d1c9f7cbe8333e98257a83ce4ca82 Mon Sep 17 00:00:00 2001
|
From 601661d628ff7b8ffee8c1ed13307caa23d489ce Mon Sep 17 00:00:00 2001
|
||||||
From: Leah Rowe <info@minifree.org>
|
From: Leah Rowe <info@minifree.org>
|
||||||
Date: Sat, 2 Mar 2024 22:51:09 +0000
|
Date: Sat, 2 Mar 2024 22:51:09 +0000
|
||||||
Subject: [PATCH 11/41] nb/intel/haswell: make IOMMU a runtime option
|
Subject: [PATCH 12/51] nb/intel/haswell: make IOMMU a runtime option
|
||||||
|
|
||||||
When I tested graphics cards on a coreboot port for Dell
|
When I tested graphics cards on a coreboot port for Dell
|
||||||
OptiPlex 9020 SFF, I could not use a graphics card unless
|
OptiPlex 9020 SFF, I could not use a graphics card unless
|
||||||
@@ -19,23 +19,23 @@ performed, and the IOMMU will be left disabled. This option
|
|||||||
has been added to all current Haswell boards, though it is
|
has been added to all current Haswell boards, though it is
|
||||||
recommended to leave the IOMMU turned on in most setups.
|
recommended to leave the IOMMU turned on in most setups.
|
||||||
|
|
||||||
Signed-off-by: Leah Rowe <info@minifree.org>
|
Signed-off-by: Leah Rowe <leah@libreboot.org>
|
||||||
---
|
---
|
||||||
src/mainboard/asrock/b85m_pro4/cmos.default | 1 +
|
src/mainboard/asrock/b85m_pro4/cmos.default | 1 +
|
||||||
src/mainboard/asrock/b85m_pro4/cmos.layout | 3 +++
|
src/mainboard/asrock/b85m_pro4/cmos.layout | 3 +++
|
||||||
src/mainboard/asrock/h81m-hds/cmos.default | 1 +
|
src/mainboard/asrock/h81m-hds/cmos.default | 1 +
|
||||||
src/mainboard/asrock/h81m-hds/cmos.layout | 6 ++++++
|
src/mainboard/asrock/h81m-hds/cmos.layout | 6 ++++++
|
||||||
src/mainboard/dell/optiplex_9020/cmos.default | 1 +
|
src/mainboard/dell/optiplex_9020/cmos.default | 1 +
|
||||||
src/mainboard/dell/optiplex_9020/cmos.layout | 6 ++++++
|
src/mainboard/dell/optiplex_9020/cmos.layout | 6 ++++++
|
||||||
src/mainboard/google/beltino/cmos.layout | 5 +++++
|
src/mainboard/google/beltino/cmos.layout | 5 +++++
|
||||||
src/mainboard/google/slippy/cmos.layout | 5 +++++
|
src/mainboard/google/slippy/cmos.layout | 5 +++++
|
||||||
src/mainboard/intel/baskingridge/cmos.layout | 4 ++++
|
src/mainboard/intel/baskingridge/cmos.layout | 4 ++++
|
||||||
src/mainboard/lenovo/haswell/cmos.default | 1 +
|
src/mainboard/lenovo/haswell/cmos.default | 1 +
|
||||||
src/mainboard/lenovo/haswell/cmos.layout | 3 +++
|
src/mainboard/lenovo/haswell/cmos.layout | 3 +++
|
||||||
src/mainboard/supermicro/x10slm-f/cmos.default | 1 +
|
src/mainboard/supermicro/x10slm-f/cmos.default | 1 +
|
||||||
src/mainboard/supermicro/x10slm-f/cmos.layout | 6 ++++++
|
src/mainboard/supermicro/x10slm-f/cmos.layout | 6 ++++++
|
||||||
src/northbridge/intel/haswell/early_init.c | 5 +++++
|
src/northbridge/intel/haswell/early_init.c | 15 ++++++++++-----
|
||||||
14 files changed, 48 insertions(+)
|
14 files changed, 53 insertions(+), 5 deletions(-)
|
||||||
|
|
||||||
diff --git a/src/mainboard/asrock/b85m_pro4/cmos.default b/src/mainboard/asrock/b85m_pro4/cmos.default
|
diff --git a/src/mainboard/asrock/b85m_pro4/cmos.default b/src/mainboard/asrock/b85m_pro4/cmos.default
|
||||||
index 01bf20ad16..dfc8b80fb0 100644
|
index 01bf20ad16..dfc8b80fb0 100644
|
||||||
@@ -265,28 +265,41 @@ index 38ba87aa45..24d39e97ee 100644
|
|||||||
checksums
|
checksums
|
||||||
|
|
||||||
diff --git a/src/northbridge/intel/haswell/early_init.c b/src/northbridge/intel/haswell/early_init.c
|
diff --git a/src/northbridge/intel/haswell/early_init.c b/src/northbridge/intel/haswell/early_init.c
|
||||||
index e47deb5da6..1a7e0b1076 100644
|
index 6a5ce53a40..e0007f72ee 100644
|
||||||
--- a/src/northbridge/intel/haswell/early_init.c
|
--- a/src/northbridge/intel/haswell/early_init.c
|
||||||
+++ b/src/northbridge/intel/haswell/early_init.c
|
+++ b/src/northbridge/intel/haswell/early_init.c
|
||||||
@@ -5,6 +5,7 @@
|
@@ -6,6 +6,7 @@
|
||||||
#include <device/mmio.h>
|
|
||||||
#include <device/pci_def.h>
|
#include <device/pci_def.h>
|
||||||
#include <device/pci_ops.h>
|
#include <device/pci_ops.h>
|
||||||
|
#include <types.h>
|
||||||
+#include <option.h>
|
+#include <option.h>
|
||||||
|
|
||||||
#include "haswell.h"
|
#include "haswell.h"
|
||||||
|
|
||||||
@@ -157,6 +158,10 @@ static void haswell_setup_misc(void)
|
@@ -80,14 +81,18 @@ static void haswell_setup_misc(void)
|
||||||
static void haswell_setup_iommu(void)
|
static void northbridge_setup_iommu(void)
|
||||||
{
|
{
|
||||||
const u32 capid0_a = pci_read_config32(HOST_BRIDGE, CAPID0_A);
|
const u32 capid0_a = pci_read_config32(HOST_BRIDGE, CAPID0_A);
|
||||||
+ u8 enable_iommu = get_uint_option("iommu", 1);
|
+ u8 enable_iommu = get_uint_option("iommu", 1);
|
||||||
+
|
+
|
||||||
+ if (!enable_iommu)
|
|
||||||
+ return;
|
|
||||||
|
|
||||||
if (capid0_a & VTD_DISABLE)
|
if (capid0_a & VTD_DISABLE)
|
||||||
return;
|
return;
|
||||||
|
|
||||||
|
- /* Setup BARs: zeroize top 32 bits; set enable bit */
|
||||||
|
- mchbar_write32(GFXVTBAR + 4, GFXVT_BASE_ADDRESS >> 32);
|
||||||
|
- mchbar_write32(GFXVTBAR + 0, GFXVT_BASE_ADDRESS | 1);
|
||||||
|
- mchbar_write32(VTVC0BAR + 4, VTVC0_BASE_ADDRESS >> 32);
|
||||||
|
- mchbar_write32(VTVC0BAR + 0, VTVC0_BASE_ADDRESS | 1);
|
||||||
|
+ if (enable_iommu) {
|
||||||
|
+ /* Setup BARs: zeroize top 32 bits; set enable bit */
|
||||||
|
+ mchbar_write32(GFXVTBAR + 4, GFXVT_BASE_ADDRESS >> 32);
|
||||||
|
+ mchbar_write32(GFXVTBAR + 0, GFXVT_BASE_ADDRESS | 1);
|
||||||
|
+ mchbar_write32(VTVC0BAR + 4, VTVC0_BASE_ADDRESS >> 32);
|
||||||
|
+ mchbar_write32(VTVC0BAR + 0, VTVC0_BASE_ADDRESS | 1);
|
||||||
|
+ }
|
||||||
|
|
||||||
|
if (cpu_is_haswell()) {
|
||||||
|
/*
|
||||||
--
|
--
|
||||||
2.47.3
|
2.47.3
|
||||||
|
|
||||||
+2
-2
@@ -1,7 +1,7 @@
|
|||||||
From 5bd5bc755af744b51e0577970dc6f5214bd0cfee Mon Sep 17 00:00:00 2001
|
From 1586b045a75b9cf8cd68a44739beefa501e6cbd3 Mon Sep 17 00:00:00 2001
|
||||||
From: Leah Rowe <info@minifree.org>
|
From: Leah Rowe <info@minifree.org>
|
||||||
Date: Sat, 2 Mar 2024 23:00:09 +0000
|
Date: Sat, 2 Mar 2024 23:00:09 +0000
|
||||||
Subject: [PATCH 12/41] dell/optiplex_9020: Disable IOMMU by default
|
Subject: [PATCH 13/51] dell/optiplex_9020: Disable IOMMU by default
|
||||||
|
|
||||||
Needed to make graphics cards work. Turning it on is
|
Needed to make graphics cards work. Turning it on is
|
||||||
recommended if only using iGPU, otherwise leave it off
|
recommended if only using iGPU, otherwise leave it off
|
||||||
+4
-4
@@ -1,7 +1,7 @@
|
|||||||
From 78da1e003a69a4cc6bd5e71e4bc43a4844d05f16 Mon Sep 17 00:00:00 2001
|
From 64e0140fec07d7062b147419781e200509c63053 Mon Sep 17 00:00:00 2001
|
||||||
From: Leah Rowe <info@minifree.org>
|
From: Leah Rowe <info@minifree.org>
|
||||||
Date: Sat, 6 Apr 2024 01:22:47 +0100
|
Date: Sat, 6 Apr 2024 01:22:47 +0100
|
||||||
Subject: [PATCH 13/41] nb/haswell: Fully disable iGPU when dGPU is used
|
Subject: [PATCH 14/51] nb/haswell: Fully disable iGPU when dGPU is used
|
||||||
|
|
||||||
My earlier patch disabled decode *and* disabled the iGPU itself, but
|
My earlier patch disabled decode *and* disabled the iGPU itself, but
|
||||||
a subsequent revision disabled only VGA decode. Upon revisiting, I
|
a subsequent revision disabled only VGA decode. Upon revisiting, I
|
||||||
@@ -33,10 +33,10 @@ Signed-off-by: Leah Rowe <info@minifree.org>
|
|||||||
1 file changed, 3 insertions(+)
|
1 file changed, 3 insertions(+)
|
||||||
|
|
||||||
diff --git a/src/northbridge/intel/haswell/gma.c b/src/northbridge/intel/haswell/gma.c
|
diff --git a/src/northbridge/intel/haswell/gma.c b/src/northbridge/intel/haswell/gma.c
|
||||||
index f7fad3183d..1b188e92e1 100644
|
index fc44a98a57..451147d082 100644
|
||||||
--- a/src/northbridge/intel/haswell/gma.c
|
--- a/src/northbridge/intel/haswell/gma.c
|
||||||
+++ b/src/northbridge/intel/haswell/gma.c
|
+++ b/src/northbridge/intel/haswell/gma.c
|
||||||
@@ -466,6 +466,9 @@ static void gma_func0_disable(struct device *dev)
|
@@ -655,6 +655,9 @@ static void gma_func0_disable(struct device *dev)
|
||||||
{
|
{
|
||||||
/* Disable VGA decode */
|
/* Disable VGA decode */
|
||||||
pci_or_config16(pcidev_on_root(0, 0), GGC, 1 << 1);
|
pci_or_config16(pcidev_on_root(0, 0), GGC, 1 << 1);
|
||||||
+2
-2
@@ -1,7 +1,7 @@
|
|||||||
From 0a982ec4b606b6c236f71478350b69f532f30719 Mon Sep 17 00:00:00 2001
|
From f19a3eb6eee94881ac1c6c6fe28c1f523a12dcda Mon Sep 17 00:00:00 2001
|
||||||
From: Nicholas Chin <nic.c3.14@gmail.com>
|
From: Nicholas Chin <nic.c3.14@gmail.com>
|
||||||
Date: Fri, 3 May 2024 11:03:32 -0600
|
Date: Fri, 3 May 2024 11:03:32 -0600
|
||||||
Subject: [PATCH 14/41] ec/dell/mec5035: Add S3 suspend SMI handler
|
Subject: [PATCH 15/51] ec/dell/mec5035: Add S3 suspend SMI handler
|
||||||
|
|
||||||
This is necessary for S3 resume to work on SNB and newer Dell Latitude
|
This is necessary for S3 resume to work on SNB and newer Dell Latitude
|
||||||
laptops. If a command isn't sent, the EC cuts power to the DIMMs,
|
laptops. If a command isn't sent, the EC cuts power to the DIMMs,
|
||||||
-55
@@ -1,55 +0,0 @@
|
|||||||
From 9ca5c919339049518e842980041f528d48d79124 Mon Sep 17 00:00:00 2001
|
|
||||||
From: Leah Rowe <info@minifree.org>
|
|
||||||
Date: Sat, 4 May 2024 02:00:53 +0100
|
|
||||||
Subject: [PATCH 15/41] nb/haswell: lock policy regs when disabling IOMMU
|
|
||||||
|
|
||||||
Angel Pons told me I should do it. See comments here:
|
|
||||||
https://review.coreboot.org/c/coreboot/+/81016
|
|
||||||
|
|
||||||
I see no harm in complying with the request. I'll merge
|
|
||||||
this into the main patch at a later date and try to
|
|
||||||
get this upstreamed.
|
|
||||||
|
|
||||||
Just a reminder: on Optiplex 9020 variants, Xorg locks up
|
|
||||||
under Linux when tested with a graphics card; disabling
|
|
||||||
IOMMU works around the issue. Intel graphics work just fine
|
|
||||||
with IOMMU turned on. Libreboot disables IOMMU by default,
|
|
||||||
on the 9020, so that users can install graphics cards easily.
|
|
||||||
|
|
||||||
Signed-off-by: Leah Rowe <info@minifree.org>
|
|
||||||
---
|
|
||||||
src/northbridge/intel/haswell/early_init.c | 15 +++++++--------
|
|
||||||
1 file changed, 7 insertions(+), 8 deletions(-)
|
|
||||||
|
|
||||||
diff --git a/src/northbridge/intel/haswell/early_init.c b/src/northbridge/intel/haswell/early_init.c
|
|
||||||
index 1a7e0b1076..e9506ee830 100644
|
|
||||||
--- a/src/northbridge/intel/haswell/early_init.c
|
|
||||||
+++ b/src/northbridge/intel/haswell/early_init.c
|
|
||||||
@@ -160,17 +160,16 @@ static void haswell_setup_iommu(void)
|
|
||||||
const u32 capid0_a = pci_read_config32(HOST_BRIDGE, CAPID0_A);
|
|
||||||
u8 enable_iommu = get_uint_option("iommu", 1);
|
|
||||||
|
|
||||||
- if (!enable_iommu)
|
|
||||||
- return;
|
|
||||||
-
|
|
||||||
if (capid0_a & VTD_DISABLE)
|
|
||||||
return;
|
|
||||||
|
|
||||||
- /* Setup BARs: zeroize top 32 bits; set enable bit */
|
|
||||||
- mchbar_write32(GFXVTBAR + 4, GFXVT_BASE_ADDRESS >> 32);
|
|
||||||
- mchbar_write32(GFXVTBAR + 0, GFXVT_BASE_ADDRESS | 1);
|
|
||||||
- mchbar_write32(VTVC0BAR + 4, VTVC0_BASE_ADDRESS >> 32);
|
|
||||||
- mchbar_write32(VTVC0BAR + 0, VTVC0_BASE_ADDRESS | 1);
|
|
||||||
+ if (enable_iommu) {
|
|
||||||
+ /* Setup BARs: zeroize top 32 bits; set enable bit */
|
|
||||||
+ mchbar_write32(GFXVTBAR + 4, GFXVT_BASE_ADDRESS >> 32);
|
|
||||||
+ mchbar_write32(GFXVTBAR + 0, GFXVT_BASE_ADDRESS | 1);
|
|
||||||
+ mchbar_write32(VTVC0BAR + 4, VTVC0_BASE_ADDRESS >> 32);
|
|
||||||
+ mchbar_write32(VTVC0BAR + 0, VTVC0_BASE_ADDRESS | 1);
|
|
||||||
+ }
|
|
||||||
|
|
||||||
/* Set L3HIT2PEND_DIS, lock GFXVTBAR policy config registers */
|
|
||||||
u32 reg32;
|
|
||||||
--
|
|
||||||
2.47.3
|
|
||||||
|
|
||||||
@@ -1,7 +1,7 @@
|
|||||||
From e74c4ee6a62ef9f91a8efb257658f627498b91fa Mon Sep 17 00:00:00 2001
|
From c99ef7e409f450dbc66d2de930160f29a0c0d68e Mon Sep 17 00:00:00 2001
|
||||||
From: Angel Pons <th3fanbus@gmail.com>
|
From: Angel Pons <th3fanbus@gmail.com>
|
||||||
Date: Mon, 10 May 2021 22:40:59 +0200
|
Date: Mon, 10 May 2021 22:40:59 +0200
|
||||||
Subject: [PATCH 16/41] nb/intel/gm45: Make DDR2 raminit work
|
Subject: [PATCH 16/51] nb/intel/gm45: Make DDR2 raminit work
|
||||||
|
|
||||||
List of changes:
|
List of changes:
|
||||||
- Update some timing and ODT values
|
- Update some timing and ODT values
|
||||||
@@ -20,7 +20,7 @@ Signed-off-by: Angel Pons <th3fanbus@gmail.com>
|
|||||||
3 files changed, 106 insertions(+), 13 deletions(-)
|
3 files changed, 106 insertions(+), 13 deletions(-)
|
||||||
|
|
||||||
diff --git a/src/northbridge/intel/gm45/gm45.h b/src/northbridge/intel/gm45/gm45.h
|
diff --git a/src/northbridge/intel/gm45/gm45.h b/src/northbridge/intel/gm45/gm45.h
|
||||||
index f68bfdee7a..b76117bc3a 100644
|
index 90ab570524..d537ef82af 100644
|
||||||
--- a/src/northbridge/intel/gm45/gm45.h
|
--- a/src/northbridge/intel/gm45/gm45.h
|
||||||
+++ b/src/northbridge/intel/gm45/gm45.h
|
+++ b/src/northbridge/intel/gm45/gm45.h
|
||||||
@@ -420,7 +420,7 @@ void igd_compute_ggc(sysinfo_t *const sysinfo);
|
@@ -420,7 +420,7 @@ void igd_compute_ggc(sysinfo_t *const sysinfo);
|
||||||
|
|||||||
+2
-2
@@ -1,7 +1,7 @@
|
|||||||
From da433a5d9a7d1d7856b55761b8392864343de5a8 Mon Sep 17 00:00:00 2001
|
From fcfd8484d5b7a50c170a7f5cc8a973c890e48afc Mon Sep 17 00:00:00 2001
|
||||||
From: Leah Rowe <info@minifree.org>
|
From: Leah Rowe <info@minifree.org>
|
||||||
Date: Tue, 6 Aug 2024 00:50:24 +0100
|
Date: Tue, 6 Aug 2024 00:50:24 +0100
|
||||||
Subject: [PATCH 17/41] nb/gm45: Fix Angel's DDR2 RCOMP fix on DDR3 boards
|
Subject: [PATCH 17/51] nb/gm45: Fix Angel's DDR2 RCOMP fix on DDR3 boards
|
||||||
|
|
||||||
We add this patch:
|
We add this patch:
|
||||||
|
|
||||||
|
|||||||
+2
-2
@@ -1,7 +1,7 @@
|
|||||||
From b4443cfe4b63a49b8170bdfb6dacbc8d52110eff Mon Sep 17 00:00:00 2001
|
From 499885b662b703c472309f64c123d99e65ebe9d2 Mon Sep 17 00:00:00 2001
|
||||||
From: Nicholas Chin <nic.c3.14@gmail.com>
|
From: Nicholas Chin <nic.c3.14@gmail.com>
|
||||||
Date: Mon, 20 May 2024 10:24:16 -0600
|
Date: Mon, 20 May 2024 10:24:16 -0600
|
||||||
Subject: [PATCH 18/41] mb/dell/e6400: Use 100 MHz reference clock for display
|
Subject: [PATCH 18/51] mb/dell/e6400: Use 100 MHz reference clock for display
|
||||||
|
|
||||||
The E6400 uses a 100 MHz reference clock for spread spectrum support on
|
The E6400 uses a 100 MHz reference clock for spread spectrum support on
|
||||||
LVDS, whereas libgfxinit previously assumed a 96 MHz input clock. For
|
LVDS, whereas libgfxinit previously assumed a 96 MHz input clock. For
|
||||||
|
|||||||
@@ -1,7 +1,7 @@
|
|||||||
From d3d97fccab40cfe50eac92796bb7f16bd245b189 Mon Sep 17 00:00:00 2001
|
From db3148d6762fb16ca79d9bfb3df51210e04a580e Mon Sep 17 00:00:00 2001
|
||||||
From: Leah Rowe <info@minifree.org>
|
From: Leah Rowe <info@minifree.org>
|
||||||
Date: Mon, 12 Aug 2024 02:15:24 +0100
|
Date: Mon, 12 Aug 2024 02:15:24 +0100
|
||||||
Subject: [PATCH 19/41] nb/x4x: define INTEL_GMA_DPLL_REF_FREQ
|
Subject: [PATCH 19/51] nb/x4x: define INTEL_GMA_DPLL_REF_FREQ
|
||||||
|
|
||||||
set it to 96MHz. fixes the following build error when
|
set it to 96MHz. fixes the following build error when
|
||||||
building for x4x boards e.g. gigabyte ga-g41m-es2l:
|
building for x4x boards e.g. gigabyte ga-g41m-es2l:
|
||||||
|
|||||||
@@ -1,7 +1,7 @@
|
|||||||
From c2a05f102ca378d8e23f0485d680845584efa290 Mon Sep 17 00:00:00 2001
|
From da070b56c01b5ffe35d8dfdac2e7681be5392fc2 Mon Sep 17 00:00:00 2001
|
||||||
From: Nicholas Chin <nic.c3.14@gmail.com>
|
From: Nicholas Chin <nic.c3.14@gmail.com>
|
||||||
Date: Thu, 26 Sep 2024 19:51:25 -0600
|
Date: Thu, 26 Sep 2024 19:51:25 -0600
|
||||||
Subject: [PATCH 20/41] mb/dell/gm45_latitudes: Add E4300 variant
|
Subject: [PATCH 20/51] mb/dell/gm45_latitudes: Add E4300 variant
|
||||||
|
|
||||||
Change-Id: I0f2059501b11be103187e3ce1a7c04ab85ae63d2
|
Change-Id: I0f2059501b11be103187e3ce1a7c04ab85ae63d2
|
||||||
Signed-off-by: Nicholas Chin <nic.c3.14@gmail.com>
|
Signed-off-by: Nicholas Chin <nic.c3.14@gmail.com>
|
||||||
|
|||||||
+2
-2
@@ -1,7 +1,7 @@
|
|||||||
From 2305cfb93110003613caa1dec8c5f574b5e400bd Mon Sep 17 00:00:00 2001
|
From 78cf7a8186ad389f6402da9e55f94830f368fcea Mon Sep 17 00:00:00 2001
|
||||||
From: Nicholas Chin <nic.c3.14@gmail.com>
|
From: Nicholas Chin <nic.c3.14@gmail.com>
|
||||||
Date: Fri, 3 May 2024 16:31:12 -0600
|
Date: Fri, 3 May 2024 16:31:12 -0600
|
||||||
Subject: [PATCH 21/41] mb/dell: Add S3 SMI handler for Dell Latitudes
|
Subject: [PATCH 21/51] mb/dell: Add S3 SMI handler for Dell Latitudes
|
||||||
|
|
||||||
Integrate the previously added mec5035_smi_sleep() function into
|
Integrate the previously added mec5035_smi_sleep() function into
|
||||||
mainboard code to fix S3 suspend on the SNB/IVB Latitudes and the E7240.
|
mainboard code to fix S3 suspend on the SNB/IVB Latitudes and the E7240.
|
||||||
|
|||||||
@@ -1,7 +1,7 @@
|
|||||||
From aafddebf91f185d9c72fa1492af9128ee4803239 Mon Sep 17 00:00:00 2001
|
From 7f131cd791eb2dcf68f0e1e9049cc5b4c301232b Mon Sep 17 00:00:00 2001
|
||||||
From: Leah Rowe <info@minifree.org>
|
From: Leah Rowe <info@minifree.org>
|
||||||
Date: Tue, 31 Dec 2024 14:42:24 +0000
|
Date: Tue, 31 Dec 2024 14:42:24 +0000
|
||||||
Subject: [PATCH 22/41] Disable compression on refcode insertion
|
Subject: [PATCH 22/51] Disable compression on refcode insertion
|
||||||
|
|
||||||
Compression is not reliably reproducible. In an lbmk release
|
Compression is not reliably reproducible. In an lbmk release
|
||||||
context, this means we cannot rely on vendorfile insertion.
|
context, this means we cannot rely on vendorfile insertion.
|
||||||
@@ -14,10 +14,10 @@ Signed-off-by: Leah Rowe <info@minifree.org>
|
|||||||
1 file changed, 1 insertion(+), 1 deletion(-)
|
1 file changed, 1 insertion(+), 1 deletion(-)
|
||||||
|
|
||||||
diff --git a/Makefile.mk b/Makefile.mk
|
diff --git a/Makefile.mk b/Makefile.mk
|
||||||
index 75787b32d4..3616f4fe68 100644
|
index dbad313911..8f541ad187 100644
|
||||||
--- a/Makefile.mk
|
--- a/Makefile.mk
|
||||||
+++ b/Makefile.mk
|
+++ b/Makefile.mk
|
||||||
@@ -1422,7 +1422,7 @@ endif
|
@@ -1432,7 +1432,7 @@ endif
|
||||||
cbfs-files-$(CONFIG_HAVE_REFCODE_BLOB) += $(CONFIG_CBFS_PREFIX)/refcode
|
cbfs-files-$(CONFIG_HAVE_REFCODE_BLOB) += $(CONFIG_CBFS_PREFIX)/refcode
|
||||||
$(CONFIG_CBFS_PREFIX)/refcode-file := $(REFCODE_BLOB)
|
$(CONFIG_CBFS_PREFIX)/refcode-file := $(REFCODE_BLOB)
|
||||||
$(CONFIG_CBFS_PREFIX)/refcode-type := stage
|
$(CONFIG_CBFS_PREFIX)/refcode-type := stage
|
||||||
|
|||||||
+4
-4
@@ -1,7 +1,7 @@
|
|||||||
From 09febfb85eb176c8bf0e416412ed0b971dc2cefc Mon Sep 17 00:00:00 2001
|
From 0ef9596d987ae2f9d5d63f7961b60e7d05529d1b Mon Sep 17 00:00:00 2001
|
||||||
From: Leah Rowe <leah@libreboot.org>
|
From: Leah Rowe <leah@libreboot.org>
|
||||||
Date: Mon, 21 Apr 2025 02:58:47 +0100
|
Date: Mon, 21 Apr 2025 02:58:47 +0100
|
||||||
Subject: [PATCH 23/41] nb/intel/*: Disable stack overflow debug options
|
Subject: [PATCH 23/51] nb/intel/*: Disable stack overflow debug options
|
||||||
|
|
||||||
Signed-off-by: Leah Rowe <leah@libreboot.org>
|
Signed-off-by: Leah Rowe <leah@libreboot.org>
|
||||||
---
|
---
|
||||||
@@ -52,10 +52,10 @@ index 35e89b0c88..c5456d0ddf 100644
|
|||||||
+
|
+
|
||||||
endif
|
endif
|
||||||
diff --git a/src/northbridge/intel/haswell/Kconfig b/src/northbridge/intel/haswell/Kconfig
|
diff --git a/src/northbridge/intel/haswell/Kconfig b/src/northbridge/intel/haswell/Kconfig
|
||||||
index c57f1ec380..0a5181b183 100644
|
index d67cc14660..fa22e35ccb 100644
|
||||||
--- a/src/northbridge/intel/haswell/Kconfig
|
--- a/src/northbridge/intel/haswell/Kconfig
|
||||||
+++ b/src/northbridge/intel/haswell/Kconfig
|
+++ b/src/northbridge/intel/haswell/Kconfig
|
||||||
@@ -10,6 +10,15 @@ config NORTHBRIDGE_INTEL_HASWELL
|
@@ -9,6 +9,15 @@ config NORTHBRIDGE_INTEL_HASWELL
|
||||||
|
|
||||||
if NORTHBRIDGE_INTEL_HASWELL
|
if NORTHBRIDGE_INTEL_HASWELL
|
||||||
|
|
||||||
|
|||||||
@@ -1,7 +1,7 @@
|
|||||||
From 70f588b7cc66af2e427d9045d36ac2f5f4835dae Mon Sep 17 00:00:00 2001
|
From 57f57075c69ce6e1caf9d0daf991b1f373d7f04b Mon Sep 17 00:00:00 2001
|
||||||
From: Nicholas Chin <nic.c3.14@gmail.com>
|
From: Nicholas Chin <nic.c3.14@gmail.com>
|
||||||
Date: Mon, 30 Sep 2024 20:44:38 -0400
|
Date: Mon, 30 Sep 2024 20:44:38 -0400
|
||||||
Subject: [PATCH 24/41] mb/dell: Add Optiplex 780 MT (x4x/ICH10)
|
Subject: [PATCH 24/51] mb/dell: Add Optiplex 780 MT (x4x/ICH10)
|
||||||
|
|
||||||
Change-Id: Idb45737ce95bfd26e978323c650de7d308b5079c
|
Change-Id: Idb45737ce95bfd26e978323c650de7d308b5079c
|
||||||
Signed-off-by: Nicholas Chin <nic.c3.14@gmail.com>
|
Signed-off-by: Nicholas Chin <nic.c3.14@gmail.com>
|
||||||
|
|||||||
@@ -1,7 +1,7 @@
|
|||||||
From 463148c9773f3dd44f60c2cf2ac17900c3e68619 Mon Sep 17 00:00:00 2001
|
From e1ed4a9739d2cfc691d71c165d984ef171a2ea76 Mon Sep 17 00:00:00 2001
|
||||||
From: Nicholas Chin <nic.c3.14@gmail.com>
|
From: Nicholas Chin <nic.c3.14@gmail.com>
|
||||||
Date: Wed, 30 Oct 2024 20:55:25 -0600
|
Date: Wed, 30 Oct 2024 20:55:25 -0600
|
||||||
Subject: [PATCH 25/41] mb/dell/optiplex_780: Add USFF variant
|
Subject: [PATCH 25/51] mb/dell/optiplex_780: Add USFF variant
|
||||||
|
|
||||||
Change-Id: I3aa21c743749f4a11a2501f4c121316bd2f1a103
|
Change-Id: I3aa21c743749f4a11a2501f4c121316bd2f1a103
|
||||||
Signed-off-by: Nicholas Chin <nic.c3.14@gmail.com>
|
Signed-off-by: Nicholas Chin <nic.c3.14@gmail.com>
|
||||||
|
|||||||
+2
-2
@@ -1,7 +1,7 @@
|
|||||||
From bf3c3df864cae045c82d1c032ced834a60239401 Mon Sep 17 00:00:00 2001
|
From 55a33798ec9aadd38222f736d4c1b77f9902f3f4 Mon Sep 17 00:00:00 2001
|
||||||
From: Leah Rowe <leah@libreboot.org>
|
From: Leah Rowe <leah@libreboot.org>
|
||||||
Date: Mon, 6 Jan 2025 01:53:53 +0000
|
Date: Mon, 6 Jan 2025 01:53:53 +0000
|
||||||
Subject: [PATCH 26/41] src/intel/x4x: Disable stack overflow debug
|
Subject: [PATCH 26/51] src/intel/x4x: Disable stack overflow debug
|
||||||
|
|
||||||
Signed-off-by: Leah Rowe <leah@libreboot.org>
|
Signed-off-by: Leah Rowe <leah@libreboot.org>
|
||||||
---
|
---
|
||||||
|
|||||||
+2
-2
@@ -1,7 +1,7 @@
|
|||||||
From 0ad074869ec2a25508b1d6fc97c6ce61a9982fbd Mon Sep 17 00:00:00 2001
|
From 56a581aeadb4efafc62efaba742b06b25852ccf8 Mon Sep 17 00:00:00 2001
|
||||||
From: Leah Rowe <leah@libreboot.org>
|
From: Leah Rowe <leah@libreboot.org>
|
||||||
Date: Tue, 22 Apr 2025 10:21:59 +0100
|
Date: Tue, 22 Apr 2025 10:21:59 +0100
|
||||||
Subject: [PATCH 27/41] hp/8300cmt: remove xhci_overcurrent_mapping
|
Subject: [PATCH 27/51] hp/8300cmt: remove xhci_overcurrent_mapping
|
||||||
|
|
||||||
No longer needed, as per the following commit:
|
No longer needed, as per the following commit:
|
||||||
|
|
||||||
|
|||||||
@@ -1,7 +1,7 @@
|
|||||||
From 4739f197ee3d4c95809ba48671bc5c409766b9c7 Mon Sep 17 00:00:00 2001
|
From 4470d8fb6760173090c43e6a82a8865f5917dd9b Mon Sep 17 00:00:00 2001
|
||||||
From: Leah Rowe <info@minifree.org>
|
From: Leah Rowe <info@minifree.org>
|
||||||
Date: Wed, 11 Dec 2024 01:06:01 +0000
|
Date: Wed, 11 Dec 2024 01:06:01 +0000
|
||||||
Subject: [PATCH 28/41] dell/3050micro: disable nvme hotplug
|
Subject: [PATCH 28/51] dell/3050micro: disable nvme hotplug
|
||||||
|
|
||||||
in my testing, when running my 3050micro for a few days,
|
in my testing, when running my 3050micro for a few days,
|
||||||
the nvme would sometimes randomly rename.
|
the nvme would sometimes randomly rename.
|
||||||
|
|||||||
+4
-4
@@ -1,7 +1,7 @@
|
|||||||
From a6fdf61bb4779775fa330fc3f9b79be651c6854a Mon Sep 17 00:00:00 2001
|
From f6b82e0483d7f9e47f465bb4884b199cfd9fe04b Mon Sep 17 00:00:00 2001
|
||||||
From: Leah Rowe <leah@libreboot.org>
|
From: Leah Rowe <leah@libreboot.org>
|
||||||
Date: Mon, 6 Jan 2025 01:36:23 +0000
|
Date: Mon, 6 Jan 2025 01:36:23 +0000
|
||||||
Subject: [PATCH 29/41] src/intel/skylake: Disable stack overflow debug options
|
Subject: [PATCH 29/51] src/intel/skylake: Disable stack overflow debug options
|
||||||
|
|
||||||
The option was appearing in T480/3050micro configs of lbmk,
|
The option was appearing in T480/3050micro configs of lbmk,
|
||||||
after updating on the coreboot/next uprev for 20241206 rev8:
|
after updating on the coreboot/next uprev for 20241206 rev8:
|
||||||
@@ -37,10 +37,10 @@ Signed-off-by: Leah Rowe <leah@libreboot.org>
|
|||||||
1 file changed, 9 insertions(+)
|
1 file changed, 9 insertions(+)
|
||||||
|
|
||||||
diff --git a/src/soc/intel/skylake/Kconfig b/src/soc/intel/skylake/Kconfig
|
diff --git a/src/soc/intel/skylake/Kconfig b/src/soc/intel/skylake/Kconfig
|
||||||
index 7c530f2c75..70c2a7643c 100644
|
index c76239936a..f8ff8cfa7a 100644
|
||||||
--- a/src/soc/intel/skylake/Kconfig
|
--- a/src/soc/intel/skylake/Kconfig
|
||||||
+++ b/src/soc/intel/skylake/Kconfig
|
+++ b/src/soc/intel/skylake/Kconfig
|
||||||
@@ -131,6 +131,15 @@ config DCACHE_RAM_SIZE
|
@@ -136,6 +136,15 @@ config DCACHE_RAM_SIZE
|
||||||
The size of the cache-as-ram region required during bootblock
|
The size of the cache-as-ram region required during bootblock
|
||||||
and/or romstage.
|
and/or romstage.
|
||||||
|
|
||||||
|
|||||||
@@ -1,7 +1,7 @@
|
|||||||
From 287a6d09ac6f5cdfc8255c2020e37441ddb870c7 Mon Sep 17 00:00:00 2001
|
From 025eae54ed31b728866db1279a7cd86d7280dc58 Mon Sep 17 00:00:00 2001
|
||||||
From: Leah Rowe <info@minifree.org>
|
From: Leah Rowe <info@minifree.org>
|
||||||
Date: Thu, 26 Dec 2024 19:45:20 +0000
|
Date: Thu, 26 Dec 2024 19:45:20 +0000
|
||||||
Subject: [PATCH 30/41] soc/intel/skylake: Don't compress FSP-S
|
Subject: [PATCH 30/51] soc/intel/skylake: Don't compress FSP-S
|
||||||
|
|
||||||
Build systems like lbmk need to reproducibly insert
|
Build systems like lbmk need to reproducibly insert
|
||||||
certain vendor files on release images.
|
certain vendor files on release images.
|
||||||
@@ -19,10 +19,10 @@ Signed-off-by: Leah Rowe <info@minifree.org>
|
|||||||
1 file changed, 1 insertion(+), 1 deletion(-)
|
1 file changed, 1 insertion(+), 1 deletion(-)
|
||||||
|
|
||||||
diff --git a/src/soc/intel/skylake/Kconfig b/src/soc/intel/skylake/Kconfig
|
diff --git a/src/soc/intel/skylake/Kconfig b/src/soc/intel/skylake/Kconfig
|
||||||
index 70c2a7643c..a2854923e7 100644
|
index f8ff8cfa7a..97354cdaa5 100644
|
||||||
--- a/src/soc/intel/skylake/Kconfig
|
--- a/src/soc/intel/skylake/Kconfig
|
||||||
+++ b/src/soc/intel/skylake/Kconfig
|
+++ b/src/soc/intel/skylake/Kconfig
|
||||||
@@ -14,7 +14,7 @@ config SOC_INTEL_COMMON_SKYLAKE_BASE
|
@@ -15,7 +15,7 @@ config SOC_INTEL_COMMON_SKYLAKE_BASE
|
||||||
select DRAM_SUPPORT_DDR4
|
select DRAM_SUPPORT_DDR4
|
||||||
select DRIVERS_USB_ACPI
|
select DRIVERS_USB_ACPI
|
||||||
select EDK2_CPU_TIMER_LIB if PAYLOAD_EDK2
|
select EDK2_CPU_TIMER_LIB if PAYLOAD_EDK2
|
||||||
|
|||||||
+2
-2
@@ -1,7 +1,7 @@
|
|||||||
From c0bb0e62f169e07ab11c434fbd79a6a26b4e7690 Mon Sep 17 00:00:00 2001
|
From ca198ab68579cee7297c3675b440c0fd78ed7511 Mon Sep 17 00:00:00 2001
|
||||||
From: Leah Rowe <info@minifree.org>
|
From: Leah Rowe <info@minifree.org>
|
||||||
Date: Wed, 18 Dec 2024 02:06:18 +0000
|
Date: Wed, 18 Dec 2024 02:06:18 +0000
|
||||||
Subject: [PATCH 31/41] lenovo: Add Kconfig option CONFIG_LENOVO_TBFW_BIN
|
Subject: [PATCH 31/51] lenovo: Add Kconfig option CONFIG_LENOVO_TBFW_BIN
|
||||||
|
|
||||||
This is used by lbmk to know where a tb.bin file goes,
|
This is used by lbmk to know where a tb.bin file goes,
|
||||||
when extracting and padding TBT.bin from Lenovo ThunderBolt
|
when extracting and padding TBT.bin from Lenovo ThunderBolt
|
||||||
|
|||||||
+2
-2
@@ -1,7 +1,7 @@
|
|||||||
From c25cf16fb0d278354c7e2c19f534a04e27ac46dd Mon Sep 17 00:00:00 2001
|
From cb3b76b4805886d5afc5846d351a292639b91bc6 Mon Sep 17 00:00:00 2001
|
||||||
From: Leah Rowe <leah@libreboot.org>
|
From: Leah Rowe <leah@libreboot.org>
|
||||||
Date: Mon, 21 Apr 2025 05:14:45 +0100
|
Date: Mon, 21 Apr 2025 05:14:45 +0100
|
||||||
Subject: [PATCH 32/41] Conditional TBFW setting for kabylake thinkpads
|
Subject: [PATCH 32/51] Conditional TBFW setting for kabylake thinkpads
|
||||||
|
|
||||||
Otherwise, other boards will define it, which
|
Otherwise, other boards will define it, which
|
||||||
might trigger the vendor download script, and
|
might trigger the vendor download script, and
|
||||||
|
|||||||
+3
-3
@@ -1,7 +1,7 @@
|
|||||||
From 2c3a31547a14eb1b1145a5d153289b2eef6d71d8 Mon Sep 17 00:00:00 2001
|
From bb04b8f8db08f06100f801ddeb076f165c3d503a Mon Sep 17 00:00:00 2001
|
||||||
From: Riku Viitanen <riku.viitanen@protonmail.com>
|
From: Riku Viitanen <riku.viitanen@protonmail.com>
|
||||||
Date: Sat, 27 Sep 2025 23:30:46 +0300
|
Date: Sat, 27 Sep 2025 23:30:46 +0300
|
||||||
Subject: [PATCH 33/41] soc/intel/alderlake: Disable
|
Subject: [PATCH 33/51] soc/intel/alderlake: Disable
|
||||||
MRC_CACHE_USING_MRC_VERSION
|
MRC_CACHE_USING_MRC_VERSION
|
||||||
|
|
||||||
There's some issue with building against the FSP headers in src/vendorcode.
|
There's some issue with building against the FSP headers in src/vendorcode.
|
||||||
@@ -14,7 +14,7 @@ Signed-off-by: Riku Viitanen <riku.viitanen@protonmail.com>
|
|||||||
1 file changed, 1 deletion(-)
|
1 file changed, 1 deletion(-)
|
||||||
|
|
||||||
diff --git a/src/soc/intel/alderlake/Kconfig b/src/soc/intel/alderlake/Kconfig
|
diff --git a/src/soc/intel/alderlake/Kconfig b/src/soc/intel/alderlake/Kconfig
|
||||||
index 97c2ecca70..a2074fe05a 100644
|
index 334ea26e5b..0f1404ea49 100644
|
||||||
--- a/src/soc/intel/alderlake/Kconfig
|
--- a/src/soc/intel/alderlake/Kconfig
|
||||||
+++ b/src/soc/intel/alderlake/Kconfig
|
+++ b/src/soc/intel/alderlake/Kconfig
|
||||||
@@ -36,7 +36,6 @@ config SOC_INTEL_ALDERLAKE
|
@@ -36,7 +36,6 @@ config SOC_INTEL_ALDERLAKE
|
||||||
|
|||||||
+2
-2
@@ -1,7 +1,7 @@
|
|||||||
From 8eeb1de057b19938f1221b85e00699c58de90069 Mon Sep 17 00:00:00 2001
|
From de90c8706495b73e24e362dd7c80f211581a2ad6 Mon Sep 17 00:00:00 2001
|
||||||
From: Leah Rowe <leah@libreboot.org>
|
From: Leah Rowe <leah@libreboot.org>
|
||||||
Date: Sun, 28 Sep 2025 03:17:50 +0100
|
Date: Sun, 28 Sep 2025 03:17:50 +0100
|
||||||
Subject: [PATCH 34/41] Subject: [PATCH 1/1] Add a -p option (skip FPTR checks)
|
Subject: [PATCH 34/51] Subject: [PATCH 1/1] Add a -p option (skip FPTR checks)
|
||||||
|
|
||||||
if you pass -k (keep fptr modules), don't use -r, don't
|
if you pass -k (keep fptr modules), don't use -r, don't
|
||||||
use -t, you can essentially just use me_cleaner to
|
use -t, you can essentially just use me_cleaner to
|
||||||
|
|||||||
@@ -1,7 +1,7 @@
|
|||||||
From be79f8b72a098dcd51639210935ba02d2f5ff808 Mon Sep 17 00:00:00 2001
|
From 9887eeeb89b29ca8483c9742733fd78ccd7e171b Mon Sep 17 00:00:00 2001
|
||||||
From: Leah Rowe <leah@libreboot.org>
|
From: Leah Rowe <leah@libreboot.org>
|
||||||
Date: Sat, 4 Oct 2025 21:57:43 +0100
|
Date: Sat, 4 Oct 2025 21:57:43 +0100
|
||||||
Subject: [PATCH 35/41] soc/intel/alderlake: Don't compress FSP-S
|
Subject: [PATCH 35/51] soc/intel/alderlake: Don't compress FSP-S
|
||||||
|
|
||||||
Build systems like lbmk need to reproducibly insert
|
Build systems like lbmk need to reproducibly insert
|
||||||
certain vendor files on release images.
|
certain vendor files on release images.
|
||||||
@@ -18,7 +18,7 @@ Signed-off-by: Leah Rowe <leah@libreboot.org>
|
|||||||
1 file changed, 1 insertion(+), 1 deletion(-)
|
1 file changed, 1 insertion(+), 1 deletion(-)
|
||||||
|
|
||||||
diff --git a/src/soc/intel/alderlake/Kconfig b/src/soc/intel/alderlake/Kconfig
|
diff --git a/src/soc/intel/alderlake/Kconfig b/src/soc/intel/alderlake/Kconfig
|
||||||
index a2074fe05a..08137d2706 100644
|
index 0f1404ea49..f78729a9c4 100644
|
||||||
--- a/src/soc/intel/alderlake/Kconfig
|
--- a/src/soc/intel/alderlake/Kconfig
|
||||||
+++ b/src/soc/intel/alderlake/Kconfig
|
+++ b/src/soc/intel/alderlake/Kconfig
|
||||||
@@ -16,7 +16,7 @@ config SOC_INTEL_ALDERLAKE
|
@@ -16,7 +16,7 @@ config SOC_INTEL_ALDERLAKE
|
||||||
|
|||||||
+4
-4
@@ -1,7 +1,7 @@
|
|||||||
From 226df168b34467ca8555e953b6d793f273c0b82c Mon Sep 17 00:00:00 2001
|
From 1f62cd582614cb3739475dd4439e132b931c5619 Mon Sep 17 00:00:00 2001
|
||||||
From: Leah Rowe <leah@libreboot.org>
|
From: Leah Rowe <leah@libreboot.org>
|
||||||
Date: Sat, 4 Oct 2025 22:20:11 +0100
|
Date: Sat, 4 Oct 2025 22:20:11 +0100
|
||||||
Subject: [PATCH 36/41] alderlake: don't require full fsp repo for fd path
|
Subject: [PATCH 36/51] alderlake: don't require full fsp repo for fd path
|
||||||
|
|
||||||
Signed-off-by: Leah Rowe <leah@libreboot.org>
|
Signed-off-by: Leah Rowe <leah@libreboot.org>
|
||||||
---
|
---
|
||||||
@@ -9,10 +9,10 @@ Signed-off-by: Leah Rowe <leah@libreboot.org>
|
|||||||
1 file changed, 8 insertions(+), 1 deletion(-)
|
1 file changed, 8 insertions(+), 1 deletion(-)
|
||||||
|
|
||||||
diff --git a/src/soc/intel/alderlake/Kconfig b/src/soc/intel/alderlake/Kconfig
|
diff --git a/src/soc/intel/alderlake/Kconfig b/src/soc/intel/alderlake/Kconfig
|
||||||
index 08137d2706..67e47c2e36 100644
|
index f78729a9c4..c05d06289e 100644
|
||||||
--- a/src/soc/intel/alderlake/Kconfig
|
--- a/src/soc/intel/alderlake/Kconfig
|
||||||
+++ b/src/soc/intel/alderlake/Kconfig
|
+++ b/src/soc/intel/alderlake/Kconfig
|
||||||
@@ -417,7 +417,14 @@ config FSP_HEADER_PATH
|
@@ -442,7 +442,14 @@ config FSP_HEADER_PATH
|
||||||
|
|
||||||
config FSP_FD_PATH
|
config FSP_FD_PATH
|
||||||
string
|
string
|
||||||
|
|||||||
+4
-4
@@ -1,7 +1,7 @@
|
|||||||
From 30366be45e5b7521b93475f68c7143bd683b25f3 Mon Sep 17 00:00:00 2001
|
From 0af11ee58ae38a385431253b1f5f0e9dbce98d3d Mon Sep 17 00:00:00 2001
|
||||||
From: Leah Rowe <leah@libreboot.org>
|
From: Leah Rowe <leah@libreboot.org>
|
||||||
Date: Mon, 6 Oct 2025 04:47:06 +0100
|
Date: Mon, 6 Oct 2025 04:47:06 +0100
|
||||||
Subject: [PATCH 37/41] soc/alderlake: disable stack overflow debug option
|
Subject: [PATCH 37/51] soc/alderlake: disable stack overflow debug option
|
||||||
|
|
||||||
same as on other boards. based on this commit:
|
same as on other boards. based on this commit:
|
||||||
|
|
||||||
@@ -22,10 +22,10 @@ Signed-off-by: Leah Rowe <leah@libreboot.org>
|
|||||||
1 file changed, 9 insertions(+)
|
1 file changed, 9 insertions(+)
|
||||||
|
|
||||||
diff --git a/src/soc/intel/alderlake/Kconfig b/src/soc/intel/alderlake/Kconfig
|
diff --git a/src/soc/intel/alderlake/Kconfig b/src/soc/intel/alderlake/Kconfig
|
||||||
index 67e47c2e36..e9c56fc6b9 100644
|
index c05d06289e..acb87275d4 100644
|
||||||
--- a/src/soc/intel/alderlake/Kconfig
|
--- a/src/soc/intel/alderlake/Kconfig
|
||||||
+++ b/src/soc/intel/alderlake/Kconfig
|
+++ b/src/soc/intel/alderlake/Kconfig
|
||||||
@@ -331,6 +331,15 @@ config SOC_INTEL_UFS_CLK_FREQ_HZ
|
@@ -343,6 +343,15 @@ config SOC_INTEL_UFS_CLK_FREQ_HZ
|
||||||
int
|
int
|
||||||
default 19200000
|
default 19200000
|
||||||
|
|
||||||
|
|||||||
+2
-2
@@ -1,7 +1,7 @@
|
|||||||
From 90332fe96aca0de4d99d58d1593048c77e1bdecf Mon Sep 17 00:00:00 2001
|
From f1369485a721aa4ed239f6a8c0b0ad1b82884c7b Mon Sep 17 00:00:00 2001
|
||||||
From: Nicholas Chin <nic.c3.14@gmail.com>
|
From: Nicholas Chin <nic.c3.14@gmail.com>
|
||||||
Date: Sun, 11 May 2025 15:41:22 -0600
|
Date: Sun, 11 May 2025 15:41:22 -0600
|
||||||
Subject: [PATCH 38/41] ec/dell/mec5035: Add command to disable EC-initiated
|
Subject: [PATCH 38/51] ec/dell/mec5035: Add command to disable EC-initiated
|
||||||
thermal shutdown
|
thermal shutdown
|
||||||
|
|
||||||
If command 0xBF isn't sent, the EC shuts down the system without warning
|
If command 0xBF isn't sent, the EC shuts down the system without warning
|
||||||
|
|||||||
+2
-2
@@ -1,7 +1,7 @@
|
|||||||
From 68048f4afe369ece02143f9a4a7da2104ff2d10b Mon Sep 17 00:00:00 2001
|
From 3e63073e195446ea3adef0e21f5369e7ef27494a Mon Sep 17 00:00:00 2001
|
||||||
From: Nicholas Chin <nic.c3.14@gmail.com>
|
From: Nicholas Chin <nic.c3.14@gmail.com>
|
||||||
Date: Sun, 11 May 2025 16:28:23 -0600
|
Date: Sun, 11 May 2025 16:28:23 -0600
|
||||||
Subject: [PATCH 39/41] mb/dell/snb_ivb_latitude: Disable EC initiated shutdown
|
Subject: [PATCH 39/51] mb/dell/snb_ivb_latitude: Disable EC initiated shutdown
|
||||||
at 87 degrees
|
at 87 degrees
|
||||||
|
|
||||||
If command 0xBF isn't sent, the EC will shut down the system without
|
If command 0xBF isn't sent, the EC will shut down the system without
|
||||||
|
|||||||
+4
-4
@@ -1,7 +1,7 @@
|
|||||||
From 6e084398d4e6847b0f64325dadd4cfee0b43d7ea Mon Sep 17 00:00:00 2001
|
From f05e8514654cddb5041fa65a90ab5260ec55d1e5 Mon Sep 17 00:00:00 2001
|
||||||
From: Leah Rowe <leah@libreboot.org>
|
From: Leah Rowe <leah@libreboot.org>
|
||||||
Date: Sat, 20 Dec 2025 20:12:48 +0100
|
Date: Sat, 20 Dec 2025 20:12:48 +0100
|
||||||
Subject: [PATCH 1/1] fix ifdtool build
|
Subject: [PATCH 40/51] fix ifdtool build
|
||||||
|
|
||||||
not my mistake. someone messed up.
|
not my mistake. someone messed up.
|
||||||
|
|
||||||
@@ -11,10 +11,10 @@ Signed-off-by: Leah Rowe <leah@libreboot.org>
|
|||||||
1 file changed, 1 insertion(+), 1 deletion(-)
|
1 file changed, 1 insertion(+), 1 deletion(-)
|
||||||
|
|
||||||
diff --git a/util/ifdtool/ifdtool.c b/util/ifdtool/ifdtool.c
|
diff --git a/util/ifdtool/ifdtool.c b/util/ifdtool/ifdtool.c
|
||||||
index ea8dfc788d..33f00436bc 100644
|
index 7f0c10bd0b..2a5365efe7 100644
|
||||||
--- a/util/ifdtool/ifdtool.c
|
--- a/util/ifdtool/ifdtool.c
|
||||||
+++ b/util/ifdtool/ifdtool.c
|
+++ b/util/ifdtool/ifdtool.c
|
||||||
@@ -2598,7 +2598,7 @@ int main(int argc, char *argv[])
|
@@ -2610,7 +2610,7 @@ int main(int argc, char *argv[])
|
||||||
}
|
}
|
||||||
mode_nuke = 1;
|
mode_nuke = 1;
|
||||||
break;
|
break;
|
||||||
+3
-3
@@ -1,7 +1,7 @@
|
|||||||
From ca27517cb5752d078a3f8328ff6b220f652b0849 Mon Sep 17 00:00:00 2001
|
From 76a1f9c12fedcd595b540168efdd9a8439be3bcd Mon Sep 17 00:00:00 2001
|
||||||
From: Leah Rowe <leah@libreboot.org>
|
From: Leah Rowe <leah@libreboot.org>
|
||||||
Date: Sat, 20 Dec 2025 22:36:18 +0100
|
Date: Sat, 20 Dec 2025 22:36:18 +0100
|
||||||
Subject: [PATCH 1/1] tests/Makefile.mk: use 3rdparty/cmocka by default
|
Subject: [PATCH 41/51] tests/Makefile.mk: use 3rdparty/cmocka by default
|
||||||
|
|
||||||
(tests)
|
(tests)
|
||||||
|
|
||||||
@@ -11,7 +11,7 @@ Signed-off-by: Leah Rowe <leah@libreboot.org>
|
|||||||
1 file changed, 3 insertions(+), 1 deletion(-)
|
1 file changed, 3 insertions(+), 1 deletion(-)
|
||||||
|
|
||||||
diff --git a/tests/Makefile.mk b/tests/Makefile.mk
|
diff --git a/tests/Makefile.mk b/tests/Makefile.mk
|
||||||
index f3f122dd38..33bb2a2d07 100644
|
index 9e3f86a138..a5a518cd35 100644
|
||||||
--- a/tests/Makefile.mk
|
--- a/tests/Makefile.mk
|
||||||
+++ b/tests/Makefile.mk
|
+++ b/tests/Makefile.mk
|
||||||
@@ -25,7 +25,9 @@ TEST_LDFLAGS += --coverage
|
@@ -25,7 +25,9 @@ TEST_LDFLAGS += --coverage
|
||||||
+2
-2
@@ -1,7 +1,7 @@
|
|||||||
From 22076426d1de6d2e49b8728b3cf206bfcfc6742d Mon Sep 17 00:00:00 2001
|
From 942ef84be2203c6a784e5dd80a0e1caeb1d8c98c Mon Sep 17 00:00:00 2001
|
||||||
From: Leah Rowe <leah@libreboot.org>
|
From: Leah Rowe <leah@libreboot.org>
|
||||||
Date: Tue, 23 Dec 2025 18:41:27 +0100
|
Date: Tue, 23 Dec 2025 18:41:27 +0100
|
||||||
Subject: [PATCH 1/2] mb/dell/optiplex_780: use legacy HDA verb table
|
Subject: [PATCH 42/51] mb/dell/optiplex_780: use legacy HDA verb table
|
||||||
|
|
||||||
See:
|
See:
|
||||||
|
|
||||||
+2
-2
@@ -1,7 +1,7 @@
|
|||||||
From 6cea443cf12eb94b3eafcbba4ce6370b31f716cc Mon Sep 17 00:00:00 2001
|
From eb141cc6c1372b754fc1cbe9f1dad9aade066e70 Mon Sep 17 00:00:00 2001
|
||||||
From: Leah Rowe <leah@libreboot.org>
|
From: Leah Rowe <leah@libreboot.org>
|
||||||
Date: Tue, 23 Dec 2025 18:46:45 +0100
|
Date: Tue, 23 Dec 2025 18:46:45 +0100
|
||||||
Subject: [PATCH 2/2] hp8300cmt: use legacy verb table
|
Subject: [PATCH 43/51] hp8300cmt: use legacy verb table
|
||||||
|
|
||||||
same as for the 780 optiplex patch
|
same as for the 780 optiplex patch
|
||||||
|
|
||||||
+4
-4
@@ -1,7 +1,7 @@
|
|||||||
From 3bb05d0486186400df8ed9ac66cfadcbff7a48a6 Mon Sep 17 00:00:00 2001
|
From 58f8869dbd58fb9bbb205b5b3bc37cc4ae58dd5b Mon Sep 17 00:00:00 2001
|
||||||
From: Leah Rowe <leah@libreboot.org>
|
From: Leah Rowe <leah@libreboot.org>
|
||||||
Date: Tue, 6 Jan 2026 21:42:21 +0000
|
Date: Tue, 6 Jan 2026 21:42:21 +0000
|
||||||
Subject: [PATCH 1/1] topton x2e n150: use old fsp
|
Subject: [PATCH 44/51] topton x2e n150: use old fsp
|
||||||
|
|
||||||
i added the old fsp back, so that we didn't have to
|
i added the old fsp back, so that we didn't have to
|
||||||
mess around with vendor files in lbmk, because coreboot
|
mess around with vendor files in lbmk, because coreboot
|
||||||
@@ -18,10 +18,10 @@ Signed-off-by: Leah Rowe <leah@libreboot.org>
|
|||||||
1 file changed, 1 insertion(+)
|
1 file changed, 1 insertion(+)
|
||||||
|
|
||||||
diff --git a/src/soc/intel/alderlake/Kconfig b/src/soc/intel/alderlake/Kconfig
|
diff --git a/src/soc/intel/alderlake/Kconfig b/src/soc/intel/alderlake/Kconfig
|
||||||
index e9c56fc6b9..43cd6f8efe 100644
|
index acb87275d4..6f1e8b9107 100644
|
||||||
--- a/src/soc/intel/alderlake/Kconfig
|
--- a/src/soc/intel/alderlake/Kconfig
|
||||||
+++ b/src/soc/intel/alderlake/Kconfig
|
+++ b/src/soc/intel/alderlake/Kconfig
|
||||||
@@ -438,6 +438,7 @@ config FSP_FD_PATH
|
@@ -463,6 +463,7 @@ config FSP_FD_PATH
|
||||||
default "3rdparty/fsp/RaptorLakeFspBinPkg/IoT/RaptorLakeS/FSP.fd" if FSP_TYPE_IOT && SOC_INTEL_RAPTORLAKE_PCH_S
|
default "3rdparty/fsp/RaptorLakeFspBinPkg/IoT/RaptorLakeS/FSP.fd" if FSP_TYPE_IOT && SOC_INTEL_RAPTORLAKE_PCH_S
|
||||||
default "3rdparty/fsp/AlderLakeFspBinPkg/IoT/AlderLakeP/Fsp.fd" if FSP_TYPE_IOT && SOC_INTEL_ALDERLAKE_PCH_P
|
default "3rdparty/fsp/AlderLakeFspBinPkg/IoT/AlderLakeP/Fsp.fd" if FSP_TYPE_IOT && SOC_INTEL_ALDERLAKE_PCH_P
|
||||||
default "3rdparty/fsp/AlderLakeFspBinPkg/IoT/AlderLakeS/Fsp.fd" if FSP_TYPE_IOT && SOC_INTEL_ALDERLAKE_PCH_S
|
default "3rdparty/fsp/AlderLakeFspBinPkg/IoT/AlderLakeS/Fsp.fd" if FSP_TYPE_IOT && SOC_INTEL_ALDERLAKE_PCH_S
|
||||||
+31
@@ -0,0 +1,31 @@
|
|||||||
|
From c4a5a3f5d01e8947c168cf5cf22755cba3cdf2fa Mon Sep 17 00:00:00 2001
|
||||||
|
From: Ron Nazarov <ron@noisytoot.org>
|
||||||
|
Date: Sat, 14 Feb 2026 20:13:01 +0000
|
||||||
|
Subject: [PATCH 45/51] mb/supermicro/x11-lga1151-series: Disable ME HECI in
|
||||||
|
devicetree
|
||||||
|
|
||||||
|
Since we always use me_cleaner, this speeds up boot time by preventing
|
||||||
|
coreboot from wasting a few seconds waiting for HECI.
|
||||||
|
|
||||||
|
Change-Id: Ifbb16ba9f09129795dabe7861260ea4d995c0350
|
||||||
|
Signed-off-by: Ron Nazarov <ron@noisytoot.org>
|
||||||
|
---
|
||||||
|
src/mainboard/supermicro/x11-lga1151-series/devicetree.cb | 2 +-
|
||||||
|
1 file changed, 1 insertion(+), 1 deletion(-)
|
||||||
|
|
||||||
|
diff --git a/src/mainboard/supermicro/x11-lga1151-series/devicetree.cb b/src/mainboard/supermicro/x11-lga1151-series/devicetree.cb
|
||||||
|
index d25288420f..edbb485969 100644
|
||||||
|
--- a/src/mainboard/supermicro/x11-lga1151-series/devicetree.cb
|
||||||
|
+++ b/src/mainboard/supermicro/x11-lga1151-series/devicetree.cb
|
||||||
|
@@ -15,7 +15,7 @@ chip soc/intel/skylake
|
||||||
|
device ref sa_thermal on end
|
||||||
|
device ref south_xhci on end
|
||||||
|
device ref thermal on end
|
||||||
|
- device ref heci1 on end
|
||||||
|
+ device ref heci1 off end
|
||||||
|
device ref sata on
|
||||||
|
register "SataSalpSupport" = "1"
|
||||||
|
register "SataPortsEnable" = "{
|
||||||
|
--
|
||||||
|
2.47.3
|
||||||
|
|
||||||
+68
@@ -0,0 +1,68 @@
|
|||||||
|
From 763c811b82b631ab85e64e150ec70df76b57fd91 Mon Sep 17 00:00:00 2001
|
||||||
|
From: Leah Rowe <leah@libreboot.org>
|
||||||
|
Date: Fri, 20 Feb 2026 01:23:32 +0000
|
||||||
|
Subject: [PATCH 46/51] util/ifdtool: option to allow region override
|
||||||
|
|
||||||
|
Signed-off-by: Leah Rowe <leah@libreboot.org>
|
||||||
|
---
|
||||||
|
util/ifdtool/ifdtool.c | 13 +++++++++++--
|
||||||
|
1 file changed, 11 insertions(+), 2 deletions(-)
|
||||||
|
|
||||||
|
diff --git a/util/ifdtool/ifdtool.c b/util/ifdtool/ifdtool.c
|
||||||
|
index 2a5365efe7..c5c3570e6a 100644
|
||||||
|
--- a/util/ifdtool/ifdtool.c
|
||||||
|
+++ b/util/ifdtool/ifdtool.c
|
||||||
|
@@ -78,6 +78,8 @@ static unsigned int max_regions = 0;
|
||||||
|
static int selected_chip = 0;
|
||||||
|
static int platform = -1;
|
||||||
|
|
||||||
|
+static int ignore_region_override = 0;
|
||||||
|
+
|
||||||
|
static const struct region_name region_names[MAX_REGIONS] = {
|
||||||
|
{ "Flash Descriptor", "fd", "flashregion_0_flashdescriptor.bin", "SI_DESC" },
|
||||||
|
{ "BIOS", "bios", "flashregion_1_bios.bin", "SI_BIOS" },
|
||||||
|
@@ -2094,7 +2096,9 @@ static void new_layout(const char *filename, char *image, int size,
|
||||||
|
}
|
||||||
|
|
||||||
|
for (j = i + 1; j < max_regions; j++) {
|
||||||
|
- if (regions_collide(&new_regions[i], &new_regions[j])) {
|
||||||
|
+ if (ignore_region_override) {
|
||||||
|
+ printf("Ignoring region overlap by user's will.\n");
|
||||||
|
+ } else if (regions_collide(&new_regions[i], &new_regions[j])) {
|
||||||
|
fprintf(stderr, "Regions would overlap:\n");
|
||||||
|
|
||||||
|
/* See which string is longer and make sure we pad the shorter one */
|
||||||
|
@@ -2107,6 +2111,7 @@ static void new_layout(const char *filename, char *image, int size,
|
||||||
|
new_regions[i].base, new_regions[i].limit);
|
||||||
|
fprintf(stderr, " %*s : %x-%x\n", padding, region_name(j),
|
||||||
|
new_regions[j].base, new_regions[j].limit);
|
||||||
|
+
|
||||||
|
exit(EXIT_FAILURE);
|
||||||
|
}
|
||||||
|
}
|
||||||
|
@@ -2363,10 +2368,11 @@ int main(int argc, char *argv[])
|
||||||
|
{"newvalue", 1, NULL, 'V'},
|
||||||
|
{"topswapsize", 1, NULL, 'T'},
|
||||||
|
{"nuke", 1, NULL, 'N'},
|
||||||
|
+ {"ignore-region-overlap", 0, NULL, 'I'},
|
||||||
|
{0, 0, 0, 0}
|
||||||
|
};
|
||||||
|
|
||||||
|
- while ((opt = getopt_long(argc, argv, "S:V:df:F:D:C:M:xi:n:O:s:p:T:elrugEcvth?",
|
||||||
|
+ while ((opt = getopt_long(argc, argv, "I:S:V:df:F:D:C:M:xi:n:O:s:p:T:elrugEcvth?",
|
||||||
|
long_options, &option_index)) != EOF) {
|
||||||
|
switch (opt) {
|
||||||
|
case 'd':
|
||||||
|
@@ -2610,6 +2616,9 @@ int main(int argc, char *argv[])
|
||||||
|
}
|
||||||
|
mode_nuke = 1;
|
||||||
|
break;
|
||||||
|
+ case 'I':
|
||||||
|
+ ignore_region_override = 1;
|
||||||
|
+ break;
|
||||||
|
case 'v':
|
||||||
|
print_version();
|
||||||
|
exit(EXIT_SUCCESS);
|
||||||
|
--
|
||||||
|
2.47.3
|
||||||
|
|
||||||
@@ -0,0 +1,44 @@
|
|||||||
|
From 3e12bbbac3b15803de4053f8983dc908029832ac Mon Sep 17 00:00:00 2001
|
||||||
|
From: Leah Rowe <leah@libreboot.org>
|
||||||
|
Date: Fri, 20 Feb 2026 19:31:19 +0000
|
||||||
|
Subject: [PATCH 47/51] me_cleaner: don't modify if -k is used
|
||||||
|
|
||||||
|
don't remove *anything*. in libreboot, we only
|
||||||
|
ever use -k when we werely want to extract the
|
||||||
|
ME, but otherwise not modify it. this is because
|
||||||
|
we rely on bruteforce, detecting when me.bin is
|
||||||
|
found based on mecleaner validation.
|
||||||
|
|
||||||
|
this way, we can much more reliable get the ME
|
||||||
|
images.
|
||||||
|
|
||||||
|
Signed-off-by: Leah Rowe <leah@libreboot.org>
|
||||||
|
---
|
||||||
|
util/me_cleaner/me_cleaner.py | 4 ++--
|
||||||
|
1 file changed, 2 insertions(+), 2 deletions(-)
|
||||||
|
|
||||||
|
diff --git a/util/me_cleaner/me_cleaner.py b/util/me_cleaner/me_cleaner.py
|
||||||
|
index 228bac899f..269aa4ad04 100755
|
||||||
|
--- a/util/me_cleaner/me_cleaner.py
|
||||||
|
+++ b/util/me_cleaner/me_cleaner.py
|
||||||
|
@@ -677,7 +677,7 @@ if __name__ == "__main__":
|
||||||
|
# ME 6 Ignition: wipe everything
|
||||||
|
me6_ignition = False
|
||||||
|
if not args.check and not args.soft_disable_only and \
|
||||||
|
- variant == "ME" and version[0] == 6:
|
||||||
|
+ variant == "ME" and version[0] == 6 and not args.keep_modules:
|
||||||
|
mef.seek(ftpr_offset + 0x20)
|
||||||
|
num_modules = unpack("<I", mef.read(4))[0]
|
||||||
|
mef.seek(ftpr_offset + 0x290 + (num_modules + 1) * 0x60)
|
||||||
|
@@ -689,7 +689,7 @@ if __name__ == "__main__":
|
||||||
|
me6_ignition = True
|
||||||
|
|
||||||
|
if not args.check:
|
||||||
|
- if not args.soft_disable_only and not me6_ignition:
|
||||||
|
+ if not args.soft_disable_only and not me6_ignition and not args.keep_modules:
|
||||||
|
print("Reading partitions list...")
|
||||||
|
unremovable_part_fpt = b""
|
||||||
|
extra_part_end = 0
|
||||||
|
--
|
||||||
|
2.47.3
|
||||||
|
|
||||||
+600
@@ -0,0 +1,600 @@
|
|||||||
|
From 6f301fe881df4ed8759bf5b16d59d530798fee30 Mon Sep 17 00:00:00 2001
|
||||||
|
From: Kat Inskip <kat@inskip.me>
|
||||||
|
Date: Tue, 17 Feb 2026 16:18:15 -0800
|
||||||
|
Subject: [PATCH 48/51] mb/lenovo/sklkbl: Add Lenovo Thinkpad X270 as a variant
|
||||||
|
|
||||||
|
This machine is somewhat dissimilar from the X280 in the PCIe allocations in the overridetree. It also lacks soldered RAM, having a single SODIMM slot.
|
||||||
|
|
||||||
|
This port was based upon the work done by Johann C Rode for the X280 and the VBT and hda verbs were obtained from that work, not obtained separately. GPIO ports and PCI-e allocations have been checked against schematics after editing.
|
||||||
|
|
||||||
|
Functionality has been validated on a ThinkPad X270 with machine type model 20HMS2WU03 with 16GB onboard RAM and i5-7300U CPU. The laptop has been tested running libreboot, booting Guix via GRUB payload. A check of the hardware shows no issues (video, wifi, wired ethernet, reboot, sleep, NVMe).
|
||||||
|
|
||||||
|
An untested variety allowing for a Skylake CPU (for 20K5 and 20K6) has been included.
|
||||||
|
---
|
||||||
|
src/mainboard/lenovo/sklkbl_thinkpad/Kconfig | 14 ++
|
||||||
|
.../lenovo/sklkbl_thinkpad/Kconfig.name | 3 +
|
||||||
|
.../sklkbl_thinkpad/variants/x270/data.vbt | Bin 0 -> 6144 bytes
|
||||||
|
.../variants/x270/gma-mainboard.ads | 19 ++
|
||||||
|
.../sklkbl_thinkpad/variants/x270/gpio.c | 200 ++++++++++++++++++
|
||||||
|
.../sklkbl_thinkpad/variants/x270/hda_verb.c | 124 +++++++++++
|
||||||
|
.../variants/x270/memory_init_params.c | 19 ++
|
||||||
|
.../variants/x270/overridetree.cb | 89 ++++++++
|
||||||
|
8 files changed, 468 insertions(+)
|
||||||
|
create mode 100644 src/mainboard/lenovo/sklkbl_thinkpad/variants/x270/data.vbt
|
||||||
|
create mode 100644 src/mainboard/lenovo/sklkbl_thinkpad/variants/x270/gma-mainboard.ads
|
||||||
|
create mode 100644 src/mainboard/lenovo/sklkbl_thinkpad/variants/x270/gpio.c
|
||||||
|
create mode 100644 src/mainboard/lenovo/sklkbl_thinkpad/variants/x270/hda_verb.c
|
||||||
|
create mode 100644 src/mainboard/lenovo/sklkbl_thinkpad/variants/x270/memory_init_params.c
|
||||||
|
create mode 100644 src/mainboard/lenovo/sklkbl_thinkpad/variants/x270/overridetree.cb
|
||||||
|
|
||||||
|
diff --git a/src/mainboard/lenovo/sklkbl_thinkpad/Kconfig b/src/mainboard/lenovo/sklkbl_thinkpad/Kconfig
|
||||||
|
index 9d4b5f4965..1aaef40a0c 100644
|
||||||
|
--- a/src/mainboard/lenovo/sklkbl_thinkpad/Kconfig
|
||||||
|
+++ b/src/mainboard/lenovo/sklkbl_thinkpad/Kconfig
|
||||||
|
@@ -59,6 +59,16 @@ config BOARD_LENOVO_X280
|
||||||
|
select SOC_INTEL_KABYLAKE
|
||||||
|
select HAVE_SPD_IN_CBFS
|
||||||
|
|
||||||
|
+config BOARD_LENOVO_X270_20K6
|
||||||
|
+ bool
|
||||||
|
+ select BOARD_LENOVO_SKLKBL_THINKPAD_COMMON
|
||||||
|
+ select SOC_INTEL_SKYLAKE
|
||||||
|
+
|
||||||
|
+config BOARD_LENOVO_X270_20HM
|
||||||
|
+ bool
|
||||||
|
+ select BOARD_LENOVO_SKLKBL_THINKPAD_COMMON
|
||||||
|
+ select SOC_INTEL_KABYLAKE
|
||||||
|
+
|
||||||
|
if BOARD_LENOVO_SKLKBL_THINKPAD_COMMON
|
||||||
|
|
||||||
|
config MAINBOARD_DIR
|
||||||
|
@@ -70,6 +80,8 @@ config VARIANT_DIR
|
||||||
|
default "t480s" if BOARD_LENOVO_T480S
|
||||||
|
default "t580" if BOARD_LENOVO_T580
|
||||||
|
default "x280" if BOARD_LENOVO_X280
|
||||||
|
+ default "x270" if BOARD_LENOVO_X270_20HM
|
||||||
|
+ default "x270" if BOARD_LENOVO_X270_20K6
|
||||||
|
|
||||||
|
config OVERRIDE_DEVICETREE
|
||||||
|
default "variants/\$(CONFIG_VARIANT_DIR)/overridetree.cb"
|
||||||
|
@@ -80,6 +92,8 @@ config MAINBOARD_PART_NUMBER
|
||||||
|
default "T480s" if BOARD_LENOVO_T480S
|
||||||
|
default "T580" if BOARD_LENOVO_T580
|
||||||
|
default "X280" if BOARD_LENOVO_X280
|
||||||
|
+ default "X270" if BOARD_LENOVO_X270_20HM
|
||||||
|
+ default "X270" if BOARD_LENOVO_X270_20K6
|
||||||
|
|
||||||
|
config CBFS_SIZE
|
||||||
|
default 0x900000
|
||||||
|
diff --git a/src/mainboard/lenovo/sklkbl_thinkpad/Kconfig.name b/src/mainboard/lenovo/sklkbl_thinkpad/Kconfig.name
|
||||||
|
index 1d2888840f..43f9296bc5 100644
|
||||||
|
--- a/src/mainboard/lenovo/sklkbl_thinkpad/Kconfig.name
|
||||||
|
+++ b/src/mainboard/lenovo/sklkbl_thinkpad/Kconfig.name
|
||||||
|
@@ -14,3 +14,6 @@ config BOARD_LENOVO_T580
|
||||||
|
|
||||||
|
config BOARD_LENOVO_X280
|
||||||
|
bool "ThinkPad X280"
|
||||||
|
+
|
||||||
|
+config BOARD_LENOVO_X270_20HM
|
||||||
|
+ bool "ThinkPad X270"
|
||||||
|
diff --git a/src/mainboard/lenovo/sklkbl_thinkpad/variants/x270/data.vbt b/src/mainboard/lenovo/sklkbl_thinkpad/variants/x270/data.vbt
|
||||||
|
new file mode 100644
|
||||||
|
index 0000000000000000000000000000000000000000..bfb312850e0ab4ea834c535df35edb45834ed248
|
||||||
|
GIT binary patch
|
||||||
|
literal 6144
|
||||||
|
zcmeHKUu;ul6hF83w!Qs&FT30g8FkDf5a<SMw;NO(Gu-~!ShtRLf0!jPp+KunJ2ti<
|
||||||
|
z!(djDC1OmZCThSK>4S-84?3TW@j;A<!SI4Hfy4)cZ%Ryzkr$&_&%L+X*all8F+}XS
|
||||||
|
zJ>Pe}bI<wR^PTT+Hw^^)v9IeuG|<(CMM{ANOgTp7QVK?5eFwvV{=mUtG#2W@Z{Q*L
|
||||||
|
zuHvs704a`JC;2pgbL8lFI^*rFBiLwTS1^j*!-oem>Bew+?D_HG5sZf-7&vkyok@=#
|
||||||
|
z8c(ONZ(wf#4P2Q8j}K;2xbOJT;q+(=8en9Nz8wwCI}kNrqtD;ir1>5vxw&Phzs2{M
|
||||||
|
z%))J<Sa&=U4fIE1`!Lpv;YeSgudl5;7(IaT-dIN@80l{d%gpFYXn5r0=-@NYj-xkJ
|
||||||
|
zhfSKMZ6`b*njvFocyy!z1DOo=8a89tn;uJ#zK~8e$jtD+2%^9NaCUG8frDF3Ac;bU
|
||||||
|
zsCz}M7L~A|ZxXOdP~y6h)KNnvD(Kq;tPvHG6S|U6bOmfXIhz2mS%j}9X0wZ+T_bqj
|
||||||
|
zXxnr^s)&$SfU8N+0TPu)Tf622u#*~`3WpR45fbY~tLKVVqTxv7L=J6+U|N}iqKKzV
|
||||||
|
zE3;KBI5a<PSkaG2QQ)<etxVHdmtteC!a2zj7Ps%Ly}K390sQ$Qc~QN9R&g4<C)O^|
|
||||||
|
zCHYIxE+Pzy3Y;Q7OYE{Us3cxbyoK0Dyqma<I7WPc_z3Y3@d@J7#IF*+Nqm9Wm84JD
|
||||||
|
z=$S38FW#=XSD9S~mKBnGp-}j|Pyl<vHY;76)j4&$rPG}wMJemd7bPnq0P-!;{gk9i
|
||||||
|
z=%jhbi>*^Nkaf-o`vHErAoDN*Y&A{MBB|1XA+35B93JbHvvt;HaeY7Ec#IkF@Xxj@
|
||||||
|
zP6k(;H@P#F3nedGs=JfjzpYa!OobkwSsK#P$I2^BlEsV4e37vB4$G)q{*N<I(*ajq
|
||||||
|
z*&JS9uZYPFRw8QundXtFXdc=`+8A^?Y!r~71H4cTVb}y!kc7B->k!R-c0tBVQz1gd
|
||||||
|
z3e(o>A@DI1+dL($vl6C>0P5ZV{-g^pxYUnb>@yes;8K5cv0E<O$kd&T?O~W^>Iue9
|
||||||
|
zGkl+^pEC9(!=IS?2V-_OZgs0qxY=Ge4!PAyH+#j6AGy^p-0ZR&e|4+8#AFGZCACdr
|
||||||
|
zF$s@L>dO*)UBXW!^=pZJE8*{w>Xz9W8F$NSx6GcD@g-S3E3@;mT(8=*w(DGW^(yn4
|
||||||
|
zAdX73_atnRS>NOos_hk9XyacxDE>*#THX@!3ERpD`3eMIq6WR$s^UQVC#{1Gq^xt7
|
||||||
|
zU?8;e8r(gGm_M5z*|kA$YW)zZ-l2VHoqv+IZZ{Mr6cJz<1g##<^?;^pBXkQfsMbG8
|
||||||
|
zj)o*n*gYj7Okj_PE?l=Ea5?ktR3gF$jT6^<Je&2zx%n8loWqPkcg&O!L&qLnJ3P~*
|
||||||
|
z>lfz{96(n%>cxN^_?5@v=|=~qd!SZp&lSg_nlhO)&rS-Zlsuej$mNrsT3tiG@m({M
|
||||||
|
zLe6DKG@7OK!rMxtIkS-v>J2YzEOK;RC4{_vs)Sy=U6;SoGqpjBpI>WunFu_%4N1}+
|
||||||
|
zr66ea`laMlN~`X%R;)1}c-lG)1mlXaawb#jKo7uXt@_M-9(a%~1Ur_1aKi)nIIh(s
|
||||||
|
zEo69Ey~xpeG&5<f3uBVseO=gEven0SZPydqZ;zqEL;w*S*2-EAp-zWn7Alj9vfA(}
|
||||||
|
zX3{w6L5jA=55^B2O=tEU8cII^4Wm=b)7I1A=v1~qV!HDZ{Y9GY{GJ!)WJ`0;WudU2
|
||||||
|
z?%VTZTSVK|z$@((W&{}Qr^71++qk#jN4{YO;LIHTH^k+$U4C26Ksf{D43sla&OkW>
|
||||||
|
I4@?IB2821pg#Z8m
|
||||||
|
|
||||||
|
literal 0
|
||||||
|
HcmV?d00001
|
||||||
|
|
||||||
|
diff --git a/src/mainboard/lenovo/sklkbl_thinkpad/variants/x270/gma-mainboard.ads b/src/mainboard/lenovo/sklkbl_thinkpad/variants/x270/gma-mainboard.ads
|
||||||
|
new file mode 100644
|
||||||
|
index 0000000000..fcfbd75a92
|
||||||
|
--- /dev/null
|
||||||
|
+++ b/src/mainboard/lenovo/sklkbl_thinkpad/variants/x270/gma-mainboard.ads
|
||||||
|
@@ -0,0 +1,19 @@
|
||||||
|
+-- SPDX-License-Identifier: GPL-2.0-or-later
|
||||||
|
+
|
||||||
|
+with HW.GFX.GMA;
|
||||||
|
+with HW.GFX.GMA.Display_Probing;
|
||||||
|
+
|
||||||
|
+use HW.GFX.GMA;
|
||||||
|
+use HW.GFX.GMA.Display_Probing;
|
||||||
|
+
|
||||||
|
+private package GMA.Mainboard is
|
||||||
|
+
|
||||||
|
+ ports : constant Port_List :=
|
||||||
|
+ (eDP,
|
||||||
|
+ DP1,
|
||||||
|
+ DP2,
|
||||||
|
+ HDMI1,
|
||||||
|
+ HDMI2,
|
||||||
|
+ others => Disabled);
|
||||||
|
+
|
||||||
|
+end GMA.Mainboard;
|
||||||
|
diff --git a/src/mainboard/lenovo/sklkbl_thinkpad/variants/x270/gpio.c b/src/mainboard/lenovo/sklkbl_thinkpad/variants/x270/gpio.c
|
||||||
|
new file mode 100644
|
||||||
|
index 0000000000..ec5db9c53c
|
||||||
|
--- /dev/null
|
||||||
|
+++ b/src/mainboard/lenovo/sklkbl_thinkpad/variants/x270/gpio.c
|
||||||
|
@@ -0,0 +1,200 @@
|
||||||
|
+/* SPDX-License-Identifier: GPL-2.0-only */
|
||||||
|
+
|
||||||
|
+#include <soc/gpio.h>
|
||||||
|
+#include "../../variant.h"
|
||||||
|
+
|
||||||
|
+static const struct pad_config gpio_table[] = {
|
||||||
|
+ /* ------- GPIO Community 0 ------- */
|
||||||
|
+
|
||||||
|
+ /* ------- GPIO Group GPP_A ------- */
|
||||||
|
+ PAD_CFG_NF(GPP_A0, NONE, DEEP, NF1), /* -KBRC */
|
||||||
|
+ PAD_CFG_NF(GPP_A1, NATIVE, DEEP, NF1), /* LPC_AD0 */
|
||||||
|
+ PAD_CFG_NF(GPP_A2, NATIVE, DEEP, NF1), /* LPC_AD1 */
|
||||||
|
+ PAD_CFG_NF(GPP_A3, NATIVE, DEEP, NF1), /* LPC_AD2 */
|
||||||
|
+ PAD_CFG_NF(GPP_A4, NATIVE, DEEP, NF1), /* LPC_AD3 */
|
||||||
|
+ PAD_CFG_NF(GPP_A5, NONE, DEEP, NF1), /* -LPC_FRAME */
|
||||||
|
+ PAD_CFG_NF(GPP_A6, NONE, DEEP, NF1), /* IRQSER */
|
||||||
|
+ PAD_CFG_NF(GPP_A7, NONE, DEEP, NF1), /* -TPM_IRQ */
|
||||||
|
+ PAD_CFG_NF(GPP_A8, NONE, DEEP, NF1), /* -CLKRUN */
|
||||||
|
+ PAD_CFG_NF(GPP_A9, DN_20K, DEEP, NF1), /* LPCCLK_EC_24M */
|
||||||
|
+ PAD_CFG_NF(GPP_A10, DN_20K, DEEP, NF1), /* LPCCLK_DEBUG_24M */
|
||||||
|
+ PAD_NC(GPP_A11, NONE),
|
||||||
|
+ PAD_NC(GPP_A12, NONE), /* BM_BUSY#/ISH_GP6 */
|
||||||
|
+ PAD_CFG_NF(GPP_A13, NATIVE, DEEP, NF1), /* -SUSWARN */
|
||||||
|
+ PAD_CFG_NF(GPP_A14, NATIVE, DEEP, NF1), /* -SUS_STAT */
|
||||||
|
+ PAD_CFG_NF(GPP_A15, NATIVE, DEEP, NF1), /* -SUSACK*/
|
||||||
|
+ PAD_NC(GPP_A16, NONE),
|
||||||
|
+ PAD_NC(GPP_A17, NONE),
|
||||||
|
+ PAD_NC(GPP_A18, NONE), /* ISH_GP0 */
|
||||||
|
+ PAD_NC(GPP_A19, NONE), /* ISH_GP1 */
|
||||||
|
+ PAD_NC(GPP_A20, NONE), /* ISH_GP2 */
|
||||||
|
+ PAD_NC(GPP_A21, NONE), /* ISH_GP3 */
|
||||||
|
+ PAD_NC(GPP_A22, NONE), /* ISH_GP4 */
|
||||||
|
+ PAD_NC(GPP_A23, NONE), /* ISH_GP5 */
|
||||||
|
+
|
||||||
|
+ /* ------- GPIO Group GPP_B ------- */
|
||||||
|
+ PAD_CFG_NF(GPP_B0, NONE, DEEP, NF1), /* CORE_VID0 */
|
||||||
|
+ PAD_CFG_NF(GPP_B1, NONE, DEEP, NF1), /* CORE_VID1 */
|
||||||
|
+ PAD_NC(GPP_B2, NONE),
|
||||||
|
+ PAD_NC(GPP_B3, NONE),
|
||||||
|
+ PAD_NC(GPP_B4, NONE),
|
||||||
|
+ PAD_CFG_NF(GPP_B5, NONE, DEEP, NF1), /* -CLKREQ_PCIE0 (Card Reader / SD) */
|
||||||
|
+ PAD_CFG_NF(GPP_B6, NONE, DEEP, NF1), /* -CLKREQ_PCIE1 (WLAN) */
|
||||||
|
+ PAD_CFG_NF(GPP_B7, NONE, DEEP, NF1), /* -CLKREQ_PCIE2 (GBE) */
|
||||||
|
+ PAD_CFG_NF(GPP_B8, NONE, DEEP, NF1), /* -CLKREQ_PCIE3 (NVMe) */
|
||||||
|
+ PAD_CFG_NF(GPP_B9, NONE, DEEP, NF1),
|
||||||
|
+ PAD_CFG_NF(GPP_B10, NONE, DEEP, NF1), /* -CLKREQ_PCIE5 (WWAN) */
|
||||||
|
+ PAD_CFG_NF(GPP_B11, NONE, DEEP, NF1), /* -EXT_PWR_GATE */
|
||||||
|
+ PAD_CFG_NF(GPP_B12, NONE, DEEP, NF1), /* -PCH_SLP_S0 */
|
||||||
|
+ PAD_CFG_NF(GPP_B13, NONE, DEEP, NF1), /* -PLTRST */
|
||||||
|
+ PAD_CFG_NF(GPP_B14, NATIVE, DEEP, NF1), /* PCH_SPKR */
|
||||||
|
+ PAD_CFG_GPO(GPP_B15, 0, DEEP), /* NFC_DLREQ */
|
||||||
|
+ PAD_NC(GPP_B16, NONE), /* GSPIO0_CLK */
|
||||||
|
+ PAD_NC(GPP_B17, NONE),
|
||||||
|
+ PAD_NC(GPP_B18, NONE),
|
||||||
|
+ PAD_NC(GPP_B19, NONE),
|
||||||
|
+ PAD_NC(GPP_B20, NONE),
|
||||||
|
+ PAD_NC(GPP_B21, NONE),
|
||||||
|
+ PAD_NC(GPP_B22, NONE),
|
||||||
|
+ PAD_NC(GPP_B23, NONE),
|
||||||
|
+
|
||||||
|
+ /* ------- GPIO Community 1 ------- */
|
||||||
|
+
|
||||||
|
+ /* ------- GPIO Group GPP_C ------- */
|
||||||
|
+ PAD_CFG_NF(GPP_C0, NONE, DEEP, NF1), /* SMB_CLK */
|
||||||
|
+ PAD_CFG_NF(GPP_C1, NONE, DEEP, NF1), /* SMB_DATA */
|
||||||
|
+ PAD_NC(GPP_C2, NONE), /* -SMBALERT */
|
||||||
|
+ PAD_CFG_NF(GPP_C3, NONE, DEEP, NF1), /* SML0_CLK */
|
||||||
|
+ PAD_CFG_NF(GPP_C4, NONE, DEEP, NF1), /* SML0_DATA */
|
||||||
|
+ PAD_NC(GPP_C5, NONE),
|
||||||
|
+ PAD_CFG_NF(GPP_C6, NONE, DEEP, NF1), /* EC_SCL2 */
|
||||||
|
+ PAD_CFG_NF(GPP_C7, NONE, DEEP, NF1), /* EC_SDA2 */
|
||||||
|
+ PAD_NC(GPP_C8, NONE),
|
||||||
|
+ PAD_NC(GPP_C9, NONE),
|
||||||
|
+ PAD_NC(GPP_C10, NONE),
|
||||||
|
+ PAD_NC(GPP_C11, NONE),
|
||||||
|
+ PAD_NC(GPP_C12, NONE),
|
||||||
|
+ PAD_NC(GPP_C13, NONE),
|
||||||
|
+ PAD_NC(GPP_C14, NONE),
|
||||||
|
+ PAD_NC(GPP_C15, NONE),
|
||||||
|
+ PAD_CFG_NF(GPP_C16, NONE, DEEP, NF1), /* I2C0_DATA */
|
||||||
|
+ PAD_CFG_NF(GPP_C17, NONE, DEEP, NF1), /* I2C0_CLK */
|
||||||
|
+ PAD_NC(GPP_C18, NONE),
|
||||||
|
+ PAD_NC(GPP_C19, NONE),
|
||||||
|
+ PAD_NC(GPP_C20, NONE),
|
||||||
|
+ PAD_NC(GPP_C21, NONE), /* X280: TBT_FORCE_PWR X270: INT#_TYPEC_CPU */
|
||||||
|
+ PAD_CFG_GPI_SCI(GPP_C22, NONE, DEEP, EDGE_SINGLE, INVERT), /* -EC_SCI */
|
||||||
|
+ PAD_CFG_GPI_SCI(GPP_C23, NONE, DEEP, EDGE_SINGLE, INVERT), /* -EC_WAKE */
|
||||||
|
+
|
||||||
|
+ /* ------- GPIO Group GPP_D ------- */
|
||||||
|
+ PAD_NC(GPP_D0, NONE),
|
||||||
|
+ PAD_NC(GPP_D1, NONE),
|
||||||
|
+ PAD_NC(GPP_D2, NONE),
|
||||||
|
+ PAD_NC(GPP_D3, NONE),
|
||||||
|
+ PAD_NC(GPP_D4, NONE),
|
||||||
|
+ PAD_NC(GPP_D5, NONE),
|
||||||
|
+ PAD_NC(GPP_D6, NONE),
|
||||||
|
+ PAD_NC(GPP_D7, NONE),
|
||||||
|
+ PAD_NC(GPP_D8, NONE),
|
||||||
|
+ PAD_NC(GPP_D9, UP_20K),
|
||||||
|
+ PAD_NC(GPP_D10, NONE),
|
||||||
|
+ PAD_NC(GPP_D11, UP_20K),
|
||||||
|
+ PAD_NC(GPP_D12, UP_20K),
|
||||||
|
+ PAD_NC(GPP_D13, NONE),
|
||||||
|
+ PAD_NC(GPP_D14, NONE),
|
||||||
|
+ PAD_NC(GPP_D15, NONE),
|
||||||
|
+ PAD_NC(GPP_D16, NONE),
|
||||||
|
+ PAD_CFG_GPO(GPP_D17, 0, DEEP), /* DDI_PRIORITY */
|
||||||
|
+ PAD_NC(GPP_D18, NONE),
|
||||||
|
+ PAD_NC(GPP_D19, NONE),
|
||||||
|
+ PAD_NC(GPP_D20, NONE),
|
||||||
|
+ PAD_NC(GPP_D21, NONE),
|
||||||
|
+ PAD_CFG_GPI_TRIG_OWN(GPP_D22, UP_20K, DEEP, OFF, ACPI), /* -NFC_DTCT */
|
||||||
|
+ PAD_NC(GPP_D23, NONE),
|
||||||
|
+
|
||||||
|
+ /* ------- GPIO Group GPP_E ------- */
|
||||||
|
+ PAD_CFG_GPO(GPP_E0, 1, DEEP), /* BDC_ON */
|
||||||
|
+ PAD_CFG_NF(GPP_E1, NONE, DEEP, NF1), /* -SATA1_DTCT */
|
||||||
|
+ PAD_NC(GPP_E2, NONE),
|
||||||
|
+ PAD_NC(GPP_E3, NONE), /* X280: -TBT_PLUG_EVENT X270: ? */
|
||||||
|
+ PAD_CFG_GPO(GPP_E4, 1, DEEP), /* NFC_ON */
|
||||||
|
+ PAD_CFG_NF(GPP_E5, NONE, RSMRST, NF1), /* SATA1_DEVSLP */
|
||||||
|
+ PAD_NC(GPP_E6, NONE),
|
||||||
|
+ PAD_CFG_GPO(GPP_E7, 1, DEEP), /* -WWAN_DISABLE */
|
||||||
|
+ PAD_NC(GPP_E8, NONE),
|
||||||
|
+ PAD_CFG_NF(GPP_E9, NONE, DEEP, NF1), /* -USB_PORT0_OC0 */
|
||||||
|
+ PAD_CFG_NF(GPP_E10, NONE, DEEP, NF1), /* -USB_PORT1_OC1 */
|
||||||
|
+ PAD_NC(GPP_E11, NONE),
|
||||||
|
+ PAD_CFG_GPI_APIC_HIGH(GPP_E12, NONE, DEEP), /* NFC_INT */
|
||||||
|
+ PAD_CFG_NF(GPP_E13, NONE, DEEP, NF1), /* DDIP1_HPD */
|
||||||
|
+ PAD_CFG_NF(GPP_E14, NONE, DEEP, NF1), /* DDIP2_HPD */
|
||||||
|
+ PAD_NC(GPP_E15, NONE),
|
||||||
|
+ PAD_NC(GPP_E16, NONE),
|
||||||
|
+ PAD_CFG_NF(GPP_E17, NONE, DEEP, NF1), /* EDP_HPD */
|
||||||
|
+ PAD_NC(GPP_E18, NONE),
|
||||||
|
+ PAD_CFG_NF(GPP_E19, NONE, DEEP, NF1),
|
||||||
|
+ PAD_CFG_NF(GPP_E20, NONE, DEEP, NF1), /* DDIP2_CTRLCLK */
|
||||||
|
+ PAD_CFG_NF(GPP_E21, NONE, DEEP, NF1), /* DDIP2_CTRLDATA */
|
||||||
|
+ PAD_NC(GPP_E22, NONE),
|
||||||
|
+ PAD_NC(GPP_E23, NONE),
|
||||||
|
+
|
||||||
|
+ /* ------- GPIO Community 2 ------- */
|
||||||
|
+
|
||||||
|
+ /* -------- GPIO Group GPD -------- */
|
||||||
|
+ PAD_CFG_NF(GPD0, NONE, PWROK, NF1), /* -BATLOW */
|
||||||
|
+ PAD_CFG_NF(GPD1, NATIVE, PWROK, NF1), /* AC_PRESENT */
|
||||||
|
+ PAD_CFG_NF(GPD2, NATIVE, PWROK, NF1), /* -LANWAKE */
|
||||||
|
+ PAD_CFG_NF(GPD3, UP_20K, PWROK, NF1), /* -PWRSW_EC */
|
||||||
|
+ PAD_CFG_NF(GPD4, NONE, PWROK, NF1), /* -PCH_SLP_S3 */
|
||||||
|
+ PAD_CFG_NF(GPD5, NONE, PWROK, NF1), /* -PCH_SLP_S4 */
|
||||||
|
+ PAD_CFG_NF(GPD6, NONE, PWROK, NF1), /* -PCH_SLP_M */
|
||||||
|
+ PAD_NC(GPD7, NONE),
|
||||||
|
+ PAD_CFG_NF(GPD8, NONE, PWROK, NF1), /* SUSCLK_32K */
|
||||||
|
+ PAD_CFG_NF(GPD9, NONE, PWROK, NF1), /* -PCH_SLP_WLAN */
|
||||||
|
+ PAD_CFG_NF(GPD10, NONE, PWROK, NF1), /* -PCH_SLP_S5 */
|
||||||
|
+ PAD_CFG_NF(GPD11, NONE, PWROK, NF1), /* LANPHYPC */
|
||||||
|
+
|
||||||
|
+ /* ------- GPIO Community 3 ------- */
|
||||||
|
+
|
||||||
|
+ /* ------- GPIO Group GPP_F ------- */
|
||||||
|
+ PAD_NC(GPP_F0, NONE), /* NFC_ACTIVE */
|
||||||
|
+ PAD_NC(GPP_F1, NONE),
|
||||||
|
+ PAD_NC(GPP_F2, NONE),
|
||||||
|
+ PAD_NC(GPP_F3, NONE),
|
||||||
|
+ PAD_NC(GPP_F4, NONE), /* -WWAN_RESET */
|
||||||
|
+ PAD_NC(GPP_F5, UP_20K),
|
||||||
|
+ PAD_CFG_GPI_TRIG_OWN(GPP_F6, UP_20K, RSMRST, OFF, ACPI), /* -MIC_HW_EN (R961 to GND) */
|
||||||
|
+ PAD_CFG_GPI_TRIG_OWN(GPP_F7, UP_20K, RSMRST, OFF, ACPI), /* -INT_MIC_DTCT */
|
||||||
|
+ PAD_CFG_GPI_TRIG_OWN(GPP_F8, UP_20K, RSMRST, OFF, ACPI), /* WWAN_CFG0 */
|
||||||
|
+ PAD_CFG_GPI_TRIG_OWN(GPP_F9, UP_20K, RSMRST, OFF, ACPI), /* WWAN_CFG1 */
|
||||||
|
+ PAD_CFG_GPI_TRIG_OWN(GPP_F10, UP_20K, RSMRST, OFF, ACPI), /* WWAN_CFG2 */
|
||||||
|
+ PAD_CFG_GPI_TRIG_OWN(GPP_F11, UP_20K, RSMRST, OFF, ACPI), /* WWAN_CFG3 */
|
||||||
|
+ PAD_CFG_GPI_TRIG_OWN(GPP_F12, UP_20K, RSMRST, OFF, ACPI), /* PLANARID0 */
|
||||||
|
+ PAD_CFG_GPI_TRIG_OWN(GPP_F13, UP_20K, RSMRST, OFF, ACPI), /* PLANARID1 */
|
||||||
|
+ PAD_CFG_GPI_TRIG_OWN(GPP_F14, UP_20K, RSMRST, OFF, ACPI), /* PLANARID2 */
|
||||||
|
+ PAD_CFG_GPI_TRIG_OWN(GPP_F15, UP_20K, RSMRST, OFF, ACPI), /* PLANARID3 */
|
||||||
|
+ PAD_CFG_GPI_TRIG_OWN(GPP_F16, UP_20K, RSMRST, OFF, ACPI), /* MEMORYID0 */
|
||||||
|
+ PAD_CFG_GPI_TRIG_OWN(GPP_F17, UP_20K, RSMRST, OFF, ACPI), /* MEMORYID1 */
|
||||||
|
+ PAD_CFG_GPI_TRIG_OWN(GPP_F18, UP_20K, RSMRST, OFF, ACPI), /* MEMORYID2 */
|
||||||
|
+ PAD_CFG_GPI_TRIG_OWN(GPP_F19, UP_20K, RSMRST, OFF, ACPI), /* MEMORYID3 */
|
||||||
|
+ PAD_CFG_GPI_TRIG_OWN(GPP_F20, UP_20K, RSMRST, OFF, ACPI), /* MEMORYID4 */
|
||||||
|
+ PAD_NC(GPP_F21, UP_20K),
|
||||||
|
+ PAD_CFG_GPI_TRIG_OWN(GPP_F22, UP_20K, RSMRST, OFF, ACPI), /* -TAMPER_SW_DTCT */
|
||||||
|
+ PAD_CFG_GPI_TRIG_OWN(GPP_F23, UP_20K, RSMRST, OFF, ACPI), /* -SC_DTCT */
|
||||||
|
+
|
||||||
|
+ /* ------- GPIO Group GPP_G ------- */
|
||||||
|
+ PAD_NC(GPP_G0, NONE), /* SD_CMD */
|
||||||
|
+ PAD_NC(GPP_G1, NONE), /* SD_DATA0 */
|
||||||
|
+ PAD_NC(GPP_G2, NONE), /* SD_DATA1 */
|
||||||
|
+ PAD_NC(GPP_G3, NONE), /* SD_DATA2 */
|
||||||
|
+ PAD_NC(GPP_G4, NONE), /* X280: TBT_RTD3_PWR_EN X270: SD_DATA3 */
|
||||||
|
+ PAD_NC(GPP_G5, NONE), /* X280: TBT_FORCE_USB_PWR X270: SD_CD# */
|
||||||
|
+ PAD_NC(GPP_G6, NONE), /* X280: -TBT_PERST X270: SD_CLK */
|
||||||
|
+ PAD_NC(GPP_G7, NONE), /* X280: -TBT_PCIE_WAKE X270: SD_WP */
|
||||||
|
+
|
||||||
|
+};
|
||||||
|
+
|
||||||
|
+void variant_config_gpios(void)
|
||||||
|
+{
|
||||||
|
+ gpio_configure_pads(gpio_table, ARRAY_SIZE(gpio_table));
|
||||||
|
+}
|
||||||
|
diff --git a/src/mainboard/lenovo/sklkbl_thinkpad/variants/x270/hda_verb.c b/src/mainboard/lenovo/sklkbl_thinkpad/variants/x270/hda_verb.c
|
||||||
|
new file mode 100644
|
||||||
|
index 0000000000..089e605eaf
|
||||||
|
--- /dev/null
|
||||||
|
+++ b/src/mainboard/lenovo/sklkbl_thinkpad/variants/x270/hda_verb.c
|
||||||
|
@@ -0,0 +1,124 @@
|
||||||
|
+/* SPDX-License-Identifier: GPL-2.0-only */
|
||||||
|
+
|
||||||
|
+#include <device/azalia_device.h>
|
||||||
|
+
|
||||||
|
+const u32 cim_verb_data[] = {
|
||||||
|
+ 0x10ec0257, // Vendor/Device ID: Realtek ALC257
|
||||||
|
+ 0x17aa2256, // Subsystem ID
|
||||||
|
+ 18,
|
||||||
|
+ AZALIA_SUBVENDOR(0, 0x17aa2256),
|
||||||
|
+
|
||||||
|
+ AZALIA_PIN_CFG(0, 0x12, AZALIA_PIN_DESC(
|
||||||
|
+ AZALIA_INTEGRATED,
|
||||||
|
+ AZALIA_INTERNAL,
|
||||||
|
+ AZALIA_MIC_IN,
|
||||||
|
+ AZALIA_OTHER_DIGITAL,
|
||||||
|
+ AZALIA_COLOR_UNKNOWN,
|
||||||
|
+ AZALIA_NO_JACK_PRESENCE_DETECT,
|
||||||
|
+ 2, 0
|
||||||
|
+ )),
|
||||||
|
+ AZALIA_PIN_CFG(0, 0x13, 0x40000000), // does not describe a jack or internal device
|
||||||
|
+ AZALIA_PIN_CFG(0, 0x14, AZALIA_PIN_DESC(
|
||||||
|
+ AZALIA_INTEGRATED,
|
||||||
|
+ AZALIA_INTERNAL,
|
||||||
|
+ AZALIA_SPEAKER,
|
||||||
|
+ AZALIA_OTHER_ANALOG,
|
||||||
|
+ AZALIA_COLOR_UNKNOWN,
|
||||||
|
+ AZALIA_NO_JACK_PRESENCE_DETECT,
|
||||||
|
+ 1, 0
|
||||||
|
+ )),
|
||||||
|
+ AZALIA_PIN_CFG(0, 0x18, AZALIA_PIN_CFG_NC(0)),
|
||||||
|
+ AZALIA_PIN_CFG(0, 0x19, AZALIA_PIN_DESC(
|
||||||
|
+ AZALIA_JACK,
|
||||||
|
+ AZALIA_EXTERNAL_PRIMARY_CHASSIS | AZALIA_RIGHT,
|
||||||
|
+ AZALIA_MIC_IN,
|
||||||
|
+ AZALIA_STEREO_MONO_1_8,
|
||||||
|
+ AZALIA_BLACK,
|
||||||
|
+ AZALIA_JACK_PRESENCE_DETECT,
|
||||||
|
+ 3, 0
|
||||||
|
+ )),
|
||||||
|
+ AZALIA_PIN_CFG(0, 0x1a, AZALIA_PIN_CFG_NC(0)),
|
||||||
|
+ AZALIA_PIN_CFG(0, 0x1b, AZALIA_PIN_CFG_NC(0)),
|
||||||
|
+ AZALIA_PIN_CFG(0, 0x1d, 0x40661b45), // does not describe a jack or internal device
|
||||||
|
+ AZALIA_PIN_CFG(0, 0x1e, AZALIA_PIN_CFG_NC(0)),
|
||||||
|
+ AZALIA_PIN_CFG(0, 0x21, AZALIA_PIN_DESC(
|
||||||
|
+ AZALIA_JACK,
|
||||||
|
+ AZALIA_EXTERNAL_PRIMARY_CHASSIS | AZALIA_RIGHT,
|
||||||
|
+ AZALIA_HP_OUT,
|
||||||
|
+ AZALIA_STEREO_MONO_1_8,
|
||||||
|
+ AZALIA_BLACK,
|
||||||
|
+ AZALIA_JACK_PRESENCE_DETECT,
|
||||||
|
+ 1, 15
|
||||||
|
+ )),
|
||||||
|
+
|
||||||
|
+ //==========Widget node 0x20 - 0 :Hidden register SW reset
|
||||||
|
+ 0x0205001A,
|
||||||
|
+ 0x0204C003,
|
||||||
|
+ 0x0205001A,
|
||||||
|
+ 0x0204C003,
|
||||||
|
+ 0x05850000,
|
||||||
|
+ 0x0584F880,
|
||||||
|
+ 0x05850000,
|
||||||
|
+ 0x0584F880,
|
||||||
|
+ //==========Widget node 0x20 - 1 : ClassD 2W
|
||||||
|
+ 0x02050038,
|
||||||
|
+ 0x02048981,
|
||||||
|
+ 0x0205001B,
|
||||||
|
+ 0x02040A4B,
|
||||||
|
+ //==========Widget node 0x20 - 2
|
||||||
|
+ 0x0205003C,
|
||||||
|
+ 0x02043154,
|
||||||
|
+ 0x0205003C,
|
||||||
|
+ 0x02043114,
|
||||||
|
+ //==========Widget node 0x20 - 3 :
|
||||||
|
+ 0x02050046,
|
||||||
|
+ 0x02040004,
|
||||||
|
+ 0x05750003,
|
||||||
|
+ 0x057409A3,
|
||||||
|
+ //==========Widget node 0x20 - 4 :JD1 enable 1JD port for HP JD
|
||||||
|
+ 0x02050009,
|
||||||
|
+ 0x02046003,
|
||||||
|
+ 0x0205000A,
|
||||||
|
+ 0x02047770,
|
||||||
|
+ //==========Widget node 0x20 - 5 : Silence data mode Threshold (-84dB)
|
||||||
|
+ 0x02050037,
|
||||||
|
+ 0x0204FE15,
|
||||||
|
+ 0x02050030,
|
||||||
|
+ 0x02049004,
|
||||||
|
+
|
||||||
|
+ 0x8086280b, // Vendor/Device ID: Intel Kabylake HDMI
|
||||||
|
+ 0x80860101, // Subsystem ID
|
||||||
|
+ 4,
|
||||||
|
+ AZALIA_SUBVENDOR(2, 0x80860101),
|
||||||
|
+
|
||||||
|
+ AZALIA_PIN_CFG(2, 0x05, AZALIA_PIN_DESC(
|
||||||
|
+ AZALIA_JACK,
|
||||||
|
+ AZALIA_DIGITAL_DISPLAY,
|
||||||
|
+ AZALIA_DIGITAL_OTHER_OUT,
|
||||||
|
+ AZALIA_OTHER_DIGITAL,
|
||||||
|
+ AZALIA_COLOR_UNKNOWN,
|
||||||
|
+ AZALIA_JACK_PRESENCE_DETECT,
|
||||||
|
+ 1, 0
|
||||||
|
+ )),
|
||||||
|
+ AZALIA_PIN_CFG(2, 0x06, AZALIA_PIN_DESC(
|
||||||
|
+ AZALIA_JACK,
|
||||||
|
+ AZALIA_DIGITAL_DISPLAY,
|
||||||
|
+ AZALIA_DIGITAL_OTHER_OUT,
|
||||||
|
+ AZALIA_OTHER_DIGITAL,
|
||||||
|
+ AZALIA_COLOR_UNKNOWN,
|
||||||
|
+ AZALIA_JACK_PRESENCE_DETECT,
|
||||||
|
+ 1, 0
|
||||||
|
+ )),
|
||||||
|
+ AZALIA_PIN_CFG(2, 0x07, AZALIA_PIN_DESC(
|
||||||
|
+ AZALIA_JACK,
|
||||||
|
+ AZALIA_DIGITAL_DISPLAY,
|
||||||
|
+ AZALIA_DIGITAL_OTHER_OUT,
|
||||||
|
+ AZALIA_OTHER_DIGITAL,
|
||||||
|
+ AZALIA_COLOR_UNKNOWN,
|
||||||
|
+ AZALIA_JACK_PRESENCE_DETECT,
|
||||||
|
+ 1, 0
|
||||||
|
+ )),
|
||||||
|
+};
|
||||||
|
+
|
||||||
|
+const u32 pc_beep_verbs[] = {};
|
||||||
|
+AZALIA_ARRAY_SIZES;
|
||||||
|
diff --git a/src/mainboard/lenovo/sklkbl_thinkpad/variants/x270/memory_init_params.c b/src/mainboard/lenovo/sklkbl_thinkpad/variants/x270/memory_init_params.c
|
||||||
|
new file mode 100644
|
||||||
|
index 0000000000..a2317c026d
|
||||||
|
--- /dev/null
|
||||||
|
+++ b/src/mainboard/lenovo/sklkbl_thinkpad/variants/x270/memory_init_params.c
|
||||||
|
@@ -0,0 +1,19 @@
|
||||||
|
+/* SPDX-License-Identifier: GPL-2.0-only */
|
||||||
|
+
|
||||||
|
+#include <soc/romstage.h>
|
||||||
|
+#include <spd_bin.h>
|
||||||
|
+
|
||||||
|
+void mainboard_memory_init_params(FSPM_UPD *mupd)
|
||||||
|
+{
|
||||||
|
+ FSP_M_CONFIG *mem_cfg = &mupd->FspmConfig;
|
||||||
|
+ mem_cfg->DqPinsInterleaved = false; /* DDR_DQ probably not in interleave mode */
|
||||||
|
+ mem_cfg->CaVrefConfig = 1; /* VREF_CA to CH_A */
|
||||||
|
+ mem_cfg->MemorySpdDataLen = CONFIG_DIMM_SPD_SIZE;
|
||||||
|
+
|
||||||
|
+ /* Get SPD for memory slots */
|
||||||
|
+ struct spd_block blk = { .addr_map = { 0x50 } };
|
||||||
|
+ get_spd_smbus(&blk);
|
||||||
|
+ dump_spd_info(&blk);
|
||||||
|
+
|
||||||
|
+ mem_cfg->MemorySpdPtr00 = (uintptr_t)blk.spd_array[0];
|
||||||
|
+}
|
||||||
|
diff --git a/src/mainboard/lenovo/sklkbl_thinkpad/variants/x270/overridetree.cb b/src/mainboard/lenovo/sklkbl_thinkpad/variants/x270/overridetree.cb
|
||||||
|
new file mode 100644
|
||||||
|
index 0000000000..3191cdfac5
|
||||||
|
--- /dev/null
|
||||||
|
+++ b/src/mainboard/lenovo/sklkbl_thinkpad/variants/x270/overridetree.cb
|
||||||
|
@@ -0,0 +1,89 @@
|
||||||
|
+# SPDX-License-Identifier: GPL-2.0-only
|
||||||
|
+
|
||||||
|
+chip soc/intel/skylake
|
||||||
|
+ device domain 0 on
|
||||||
|
+ device ref south_xhci on
|
||||||
|
+ register "usb2_ports" = "{
|
||||||
|
+ [0] = USB2_PORT_MID(OC0), // JUSB1 (USB-A always on)
|
||||||
|
+ [1] = USB2_PORT_MID(OC1), // JUSB2 (USB-A)
|
||||||
|
+ [2] = USB2_PORT_MID(OC_SKIP), // JFPR (smartcard slot)
|
||||||
|
+ [3] = USB2_PORT_MID(OC_SKIP), // JUSBC (USB docking station)
|
||||||
|
+ [4] = USB2_PORT_MID(OC_SKIP), // JIRCAM (IR camera)
|
||||||
|
+ [5] = USB2_PORT_MID(OC_SKIP), // JWWAN (M.2 WWAN USB)
|
||||||
|
+ [6] = USB2_PORT_MID(OC_SKIP), // JWLAN (M.2 WLAN USB)
|
||||||
|
+ [7] = USB2_PORT_MID(OC_SKIP), // JCAM (webcam)
|
||||||
|
+ [8] = USB2_PORT_MID(OC_SKIP), // JFPR (fingerprint reader)
|
||||||
|
+ [9] = USB2_PORT_MID(OC_SKIP), // JLCD (touch panel)
|
||||||
|
+ }"
|
||||||
|
+ register "usb3_ports" = "{
|
||||||
|
+ [0] = USB3_PORT_DEFAULT(OC0), // JUSB1 (USB-A always on)
|
||||||
|
+ [1] = USB3_PORT_DEFAULT(OC1), // JUSB2 (USB-A)
|
||||||
|
+ [2] = USB3_PORT_DEFAULT(OC_SKIP), // JSD (SD card reader)
|
||||||
|
+ [3] = USB3_PORT_DEFAULT(OC_SKIP), // JUSB3 (USB docking station)
|
||||||
|
+ }"
|
||||||
|
+ end
|
||||||
|
+
|
||||||
|
+ # PCIe
|
||||||
|
+ # PCIe Controller 1 - 1x2 + 2x1
|
||||||
|
+ # PCIE 1 - RP1 - Media / SD - CLKOUT0 - CLKREQ0
|
||||||
|
+ # PCIE 2 - USB3 Port
|
||||||
|
+ # PCIE 3 - RP3 - WiGig - CLKOUT1 - CLKREQ1
|
||||||
|
+ # PCIE 3 - RP3 - WLAN - CLKOUT2 - CLKREQ2
|
||||||
|
+ # PCIE 4 - GbE - GbE - CLKOUT3 - CLKREQ3
|
||||||
|
+ # PCIe Controller 2 - 1x4
|
||||||
|
+ # PCIE 5 - RP5 - NVMe - CLKOUT4 - CLKREQ4
|
||||||
|
+ # PCIe Controller 3 - 4x1
|
||||||
|
+ # PCIE 7 - RP8 - WWAN - CLKOUT5 - CLKREQ5
|
||||||
|
+ # PCIE 8 - Optane
|
||||||
|
+
|
||||||
|
+ # Media / SD - x2
|
||||||
|
+ device ref pcie_rp1 on
|
||||||
|
+ register "PcieRpClkReqSupport[0]" = "true"
|
||||||
|
+ register "PcieRpClkReqNumber[0]" = "0"
|
||||||
|
+ register "PcieRpClkSrcNumber[0]" = "0"
|
||||||
|
+ register "PcieRpAdvancedErrorReporting[0]" = "true"
|
||||||
|
+ register "PcieRpHotPlug[0]" = "true"
|
||||||
|
+ end
|
||||||
|
+
|
||||||
|
+ # M.2 WLAN x1
|
||||||
|
+ device ref pcie_rp3 on
|
||||||
|
+ register "PcieRpClkReqSupport[2]" = "true"
|
||||||
|
+ register "PcieRpClkReqNumber[2]" = "2"
|
||||||
|
+ register "PcieRpClkSrcNumber[2]" = "2"
|
||||||
|
+ register "PcieRpAdvancedErrorReporting[2]" = "true"
|
||||||
|
+ register "PcieRpLtrEnable[2]" = "true"
|
||||||
|
+ smbios_slot_desc "SlotTypeM2Socket1_DP" "SlotLengthOther" "M.2/A 2230" "SlotDataBusWidth1X"
|
||||||
|
+ end
|
||||||
|
+
|
||||||
|
+ # Ethernet (clobbers RP4)
|
||||||
|
+ device ref gbe on
|
||||||
|
+ register "LanClkReqSupported" = "true"
|
||||||
|
+ register "LanClkReqNumber" = "3"
|
||||||
|
+ register "PcieRpClkReqNumber[3]" = "3"
|
||||||
|
+ register "PcieRpClkSrcNumber[3]" = "3"
|
||||||
|
+ register "EnableLanLtr" = "true"
|
||||||
|
+ register "EnableLanK1Off" = "true"
|
||||||
|
+ end
|
||||||
|
+
|
||||||
|
+ # M.2 2280 SSD - x4 (RP9)
|
||||||
|
+ device ref pcie_rp5 on
|
||||||
|
+ register "PcieRpClkReqSupport[4]" = "true"
|
||||||
|
+ register "PcieRpClkReqNumber[4]" = "4"
|
||||||
|
+ register "PcieRpClkSrcNumber[4]" = "4"
|
||||||
|
+ register "PcieRpAdvancedErrorReporting[4]" = "true"
|
||||||
|
+ register "PcieRpLtrEnable[4]" = "true"
|
||||||
|
+ register "PcieRpHotPlug[4]" = "false"
|
||||||
|
+ smbios_slot_desc "SlotTypeM2Socket3" "SlotLengthOther" "M.2/M 2280" "SlotDataBusWidth4X"
|
||||||
|
+ end
|
||||||
|
+
|
||||||
|
+ # M.2 WWAN x1
|
||||||
|
+ device ref pcie_rp8 on
|
||||||
|
+ register "PcieRpClkReqSupport[7]" = "true"
|
||||||
|
+ register "PcieRpClkReqNumber[7]" = "5"
|
||||||
|
+ register "PcieRpClkSrcNumber[7]" = "5"
|
||||||
|
+ register "PcieRpAdvancedErrorReporting[7]" = "true"
|
||||||
|
+ register "PcieRpLtrEnable[7]" = "true"
|
||||||
|
+ smbios_slot_desc "SlotTypeM2Socket1_DP" "SlotLengthOther" "M.2/A 2230" "SlotDataBusWidth1X"
|
||||||
|
+ end
|
||||||
|
+ end
|
||||||
|
+end
|
||||||
|
--
|
||||||
|
2.47.3
|
||||||
|
|
||||||
+129
@@ -0,0 +1,129 @@
|
|||||||
|
From 4557102ed2f7e1355cc3a331c6452884458b7a5e Mon Sep 17 00:00:00 2001
|
||||||
|
From: Kat Inskip <kat@inskip.me>
|
||||||
|
Date: Sat, 21 Feb 2026 19:48:17 +0000
|
||||||
|
Subject: [PATCH 49/51] mb/lenovo/x270: Provide correct vbt and hda_verb
|
||||||
|
|
||||||
|
---
|
||||||
|
.../sklkbl_thinkpad/variants/x270/data.vbt | Bin 6144 -> 4449 bytes
|
||||||
|
.../sklkbl_thinkpad/variants/x270/hda_verb.c | 29 +++++++++---------
|
||||||
|
2 files changed, 15 insertions(+), 14 deletions(-)
|
||||||
|
|
||||||
|
diff --git a/src/mainboard/lenovo/sklkbl_thinkpad/variants/x270/data.vbt b/src/mainboard/lenovo/sklkbl_thinkpad/variants/x270/data.vbt
|
||||||
|
index bfb312850e0ab4ea834c535df35edb45834ed248..c6561a9c57e4e600bc0adb5f6679f2f5d6b6c640 100644
|
||||||
|
GIT binary patch
|
||||||
|
delta 1043
|
||||||
|
zcmcgq-Afcv6hC)nXFtw-?CgzfEwH0L<XY;iA6b&MqFA;<TNWfjpGpWJ1oe;wyAeeY
|
||||||
|
zMcY(Q_7B)gu#XWD5&2>gQ9&f-Qz1ka^prZC-JMFP=YHJZ{oQls$2s?7a?V`MjktC+
|
||||||
|
zmIBAkE35L3T{R08;KY{a0fvRBG?I>!>>E2ha<Xn;f(Fw0W827aDAP^J*2b1rqGVGu
|
||||||
|
z4=35iOQ$2bxub1s{!x>F{QO$c=4v8Y8%=?LrDlLIKmZ^Gf5CQN1XgElP&$RejtyZ5
|
||||||
|
z##fpUKrO{7px=4oVy};I82ZMAiwFT|EMc$(iBg6qn;Wt%1))HsoGWjGZ6rwfW9y;f
|
||||||
|
z+P1?LzVFv3072#UoFOjAux+UOm(9&6an}i+$f~@7#c_7}8xbIi0I-AuW05M@qt?NB
|
||||||
|
zRe{Uu7N`$QfgK@eiP+G~9Av)K5N4SlnO~Vdm|74a%B*D8G8>rf%r0h{d4PGCIT}nO
|
||||||
|
z1kb>tr{s#a!pI3<V`T+90M`?coAC1!em=6m55PcQ^@V_29c<|Lyif?1z2|Z8yl`i+
|
||||||
|
za*7>%9?|1Fclp|1QdQ0P@qX6gB^>l)&nqO<`-*_VTP>kxOWk0S0g$)_YB$m-%5#X9
|
||||||
|
zknW*;i1-ZYGfEFJqEnMDyL3$JbV`>Ob-boiL6=W;oYCpKE<*;!3~D!IpMe7goi*fD
|
||||||
|
z18*Djz>w1hzA<RYkWmvWP1<3~y(SKswDE!|T@&w`^u&~}Onh&WX2~@cR$H{wl7ki=
|
||||||
|
zx6FE}<&+P??J{cInaCmcvC%H#g%KPIM5p**le^3FJ5b#@YrFf!lJ5Fw^|}hU(#yx|
|
||||||
|
p1AZCEz%XnQci@u>jgD~h(eazMzGB3(Uim8EziUhBPY#yb{{-gtq*(v}
|
||||||
|
|
||||||
|
delta 808
|
||||||
|
zcmX|<OGp)A6vxjzu6O3ljQ8{Nk(S9(BbCHE<JFt5XtK0?gjPgG5JI{rvIi7a80sQQ
|
||||||
|
zg6uLC1c5Drz(r|y5!E6?2%}X52`vJ5*`f#+6=ig;dixJQ&i|b6%=hA3C>e2Y=7&(6
|
||||||
|
z1vl8CW+z-x@(%LgW907_fIdYjust^(YddwW|77|83Odly8SQ9J9BnF&$EbTJc{NqB
|
||||||
|
z8Y0(=dhuwr>(#T5HPpr%yse4n(Ztt0#S21;HymyT1(vJ9HuOD)Uv5yoA$IBhCY^G0
|
||||||
|
z(d~;~pIj21x?ibNp&{7!_@YPn0@PYX)d4me@cII*iNKvl04<fOJ`e{MF*<zc1s|X%
|
||||||
|
zJC(chVSo^qn;|R|QrNAw`D<+_*4m8JpR6z`q^3-IP5>c{p;T8;tmbA>dO!%ck**r)
|
||||||
|
zYT&6wLA@%NymTDqLC|>RKbP37?tsmjG8Gpd7)9xHCH87_(8_ZjHv|kZ<BS<X$YwS&
|
||||||
|
zWsJu(GA&FObC@~C3^0StD07{;9m+tMV3S<Zrc_h#0)js;n95j}oXtROc;(nI$pWaj
|
||||||
|
z1=>ZECQLbP;tP`&Ou1y@vPq>VYZ132^`jg_97TGF@)_bR(jv;=h#`x%SaO?%yDb{9
|
||||||
|
z<gkTf7CpA)D+}LR^xcx0jgCz*TejHPWz%_EUbQh{Q|VJ%zOnJWO}}huIhgBEqa*h^
|
||||||
|
zc*vp4jvROJt`nTbYt~4(P9Mq2geJ`mW^jY-ijUksQ&-|wH$8%!dwj5hWYjvMM?@L)
|
||||||
|
zOt#PQ3z%&Gr0KzQq%L?F$qyDI#p`ontd(z|4G<1OH}pZJatA(ZRZ|e`6IX&6k;fD!
|
||||||
|
Re`fqpo`k>sC+JqU`~#!PkzxP<
|
||||||
|
|
||||||
|
diff --git a/src/mainboard/lenovo/sklkbl_thinkpad/variants/x270/hda_verb.c b/src/mainboard/lenovo/sklkbl_thinkpad/variants/x270/hda_verb.c
|
||||||
|
index 089e605eaf..60289355f8 100644
|
||||||
|
--- a/src/mainboard/lenovo/sklkbl_thinkpad/variants/x270/hda_verb.c
|
||||||
|
+++ b/src/mainboard/lenovo/sklkbl_thinkpad/variants/x270/hda_verb.c
|
||||||
|
@@ -3,10 +3,10 @@
|
||||||
|
#include <device/azalia_device.h>
|
||||||
|
|
||||||
|
const u32 cim_verb_data[] = {
|
||||||
|
- 0x10ec0257, // Vendor/Device ID: Realtek ALC257
|
||||||
|
- 0x17aa2256, // Subsystem ID
|
||||||
|
- 18,
|
||||||
|
- AZALIA_SUBVENDOR(0, 0x17aa2256),
|
||||||
|
+ 0x10ec0298, // Vendor/Device ID: Realtek ALC298
|
||||||
|
+ 0x17aa5062, // Subsystem ID
|
||||||
|
+ 19,
|
||||||
|
+ AZALIA_SUBVENDOR(0, 0x17aa5062),
|
||||||
|
|
||||||
|
AZALIA_PIN_CFG(0, 0x12, AZALIA_PIN_DESC(
|
||||||
|
AZALIA_INTEGRATED,
|
||||||
|
@@ -15,7 +15,7 @@ const u32 cim_verb_data[] = {
|
||||||
|
AZALIA_OTHER_DIGITAL,
|
||||||
|
AZALIA_COLOR_UNKNOWN,
|
||||||
|
AZALIA_NO_JACK_PRESENCE_DETECT,
|
||||||
|
- 2, 0
|
||||||
|
+ 4, 0
|
||||||
|
)),
|
||||||
|
AZALIA_PIN_CFG(0, 0x13, 0x40000000), // does not describe a jack or internal device
|
||||||
|
AZALIA_PIN_CFG(0, 0x14, AZALIA_PIN_DESC(
|
||||||
|
@@ -27,28 +27,29 @@ const u32 cim_verb_data[] = {
|
||||||
|
AZALIA_NO_JACK_PRESENCE_DETECT,
|
||||||
|
1, 0
|
||||||
|
)),
|
||||||
|
- AZALIA_PIN_CFG(0, 0x18, AZALIA_PIN_CFG_NC(0)),
|
||||||
|
- AZALIA_PIN_CFG(0, 0x19, AZALIA_PIN_DESC(
|
||||||
|
+ AZALIA_PIN_CFG(0, 0x17, AZALIA_PIN_CFG_NC(0)),
|
||||||
|
+ AZALIA_PIN_CFG(0, 0x18, AZALIA_PIN_DESC(
|
||||||
|
AZALIA_JACK,
|
||||||
|
- AZALIA_EXTERNAL_PRIMARY_CHASSIS | AZALIA_RIGHT,
|
||||||
|
+ AZALIA_EXTERNAL_PRIMARY_CHASSIS | AZALIA_LEFT,
|
||||||
|
AZALIA_MIC_IN,
|
||||||
|
AZALIA_STEREO_MONO_1_8,
|
||||||
|
AZALIA_BLACK,
|
||||||
|
AZALIA_JACK_PRESENCE_DETECT,
|
||||||
|
3, 0
|
||||||
|
)),
|
||||||
|
+ AZALIA_PIN_CFG(0, 0x19, AZALIA_PIN_CFG_NC(0)),
|
||||||
|
AZALIA_PIN_CFG(0, 0x1a, AZALIA_PIN_CFG_NC(0)),
|
||||||
|
- AZALIA_PIN_CFG(0, 0x1b, AZALIA_PIN_CFG_NC(0)),
|
||||||
|
- AZALIA_PIN_CFG(0, 0x1d, 0x40661b45), // does not describe a jack or internal device
|
||||||
|
+ AZALIA_PIN_CFG(0, 0x1d, 0x40648605), // does not describe a jack or internal device
|
||||||
|
AZALIA_PIN_CFG(0, 0x1e, AZALIA_PIN_CFG_NC(0)),
|
||||||
|
+ AZALIA_PIN_CFG(0, 0x1f, AZALIA_PIN_CFG_NC(0)),
|
||||||
|
AZALIA_PIN_CFG(0, 0x21, AZALIA_PIN_DESC(
|
||||||
|
AZALIA_JACK,
|
||||||
|
- AZALIA_EXTERNAL_PRIMARY_CHASSIS | AZALIA_RIGHT,
|
||||||
|
+ AZALIA_EXTERNAL_PRIMARY_CHASSIS | AZALIA_LEFT,
|
||||||
|
AZALIA_HP_OUT,
|
||||||
|
AZALIA_STEREO_MONO_1_8,
|
||||||
|
AZALIA_BLACK,
|
||||||
|
AZALIA_JACK_PRESENCE_DETECT,
|
||||||
|
- 1, 15
|
||||||
|
+ 2, 0
|
||||||
|
)),
|
||||||
|
|
||||||
|
//==========Widget node 0x20 - 0 :Hidden register SW reset
|
||||||
|
@@ -107,7 +108,7 @@ const u32 cim_verb_data[] = {
|
||||||
|
AZALIA_OTHER_DIGITAL,
|
||||||
|
AZALIA_COLOR_UNKNOWN,
|
||||||
|
AZALIA_JACK_PRESENCE_DETECT,
|
||||||
|
- 1, 0
|
||||||
|
+ 2, 0
|
||||||
|
)),
|
||||||
|
AZALIA_PIN_CFG(2, 0x07, AZALIA_PIN_DESC(
|
||||||
|
AZALIA_JACK,
|
||||||
|
@@ -116,7 +117,7 @@ const u32 cim_verb_data[] = {
|
||||||
|
AZALIA_OTHER_DIGITAL,
|
||||||
|
AZALIA_COLOR_UNKNOWN,
|
||||||
|
AZALIA_JACK_PRESENCE_DETECT,
|
||||||
|
- 1, 0
|
||||||
|
+ 3, 0
|
||||||
|
)),
|
||||||
|
};
|
||||||
|
|
||||||
|
--
|
||||||
|
2.47.3
|
||||||
|
|
||||||
+1530
File diff suppressed because it is too large
Load Diff
+411
@@ -0,0 +1,411 @@
|
|||||||
|
From 31f8f8de88963b1329aeac1b5c09de53165e7ce8 Mon Sep 17 00:00:00 2001
|
||||||
|
From: Leah Rowe <leah@libreboot.org>
|
||||||
|
Date: Thu, 23 Apr 2026 20:27:35 +0100
|
||||||
|
Subject: [PATCH 51/51] disable -Werror in the coreboot build system
|
||||||
|
|
||||||
|
we don't want it in libreboot, a coreboot distro.
|
||||||
|
|
||||||
|
you have NO IDEA how many times users have complained
|
||||||
|
in the past that libreboot doesn't build, and it was
|
||||||
|
code that was actually fine in practice, but the compiler
|
||||||
|
was just being overly pedantic. i often sit there and
|
||||||
|
fix each one. no more.
|
||||||
|
|
||||||
|
just remove Werror. this shall be libreboot policy from now
|
||||||
|
on. it makes sense for coreboot to enable this, because that
|
||||||
|
is for developers. coreboot-distro is for coreboot users.
|
||||||
|
|
||||||
|
Signed-off-by: Leah Rowe <leah@libreboot.org>
|
||||||
|
---
|
||||||
|
Makefile.mk | 2 --
|
||||||
|
payloads/libpayload/Makefile.mk | 2 +-
|
||||||
|
payloads/libpayload/Makefile.payload | 2 +-
|
||||||
|
payloads/libpayload/sample/Makefile | 2 +-
|
||||||
|
payloads/libpayload/sample/arch_mock/Makefile | 2 +-
|
||||||
|
payloads/libpayload/tests/Makefile.mk | 2 +-
|
||||||
|
payloads/linuxcheck/Makefile | 2 +-
|
||||||
|
src/lib/gnat/Makefile.mk | 1 -
|
||||||
|
tests/Makefile.common | 2 +-
|
||||||
|
util/amdfwtool/Makefile.mk | 3 ++-
|
||||||
|
util/archive/Makefile | 3 ++-
|
||||||
|
util/bincfg/Makefile | 3 ++-
|
||||||
|
util/bucts/Makefile | 3 ++-
|
||||||
|
util/cbfstool/Makefile.mk | 2 +-
|
||||||
|
util/cbfstool/lz4/Makefile | 8 ++++----
|
||||||
|
util/cbmem/Makefile | 3 ++-
|
||||||
|
util/ectool/Makefile | 2 +-
|
||||||
|
util/futility/Makefile.mk | 2 +-
|
||||||
|
util/ifdtool/Makefile.mk | 2 +-
|
||||||
|
util/intelvbttool/Makefile | 2 +-
|
||||||
|
util/msrtool/configure | 2 +-
|
||||||
|
util/pmh7tool/Makefile | 2 +-
|
||||||
|
util/superiotool/Makefile | 6 +++---
|
||||||
|
util/uio_usbdebug/Makefile | 2 +-
|
||||||
|
util/xcompile/xcompile | 2 +-
|
||||||
|
25 files changed, 33 insertions(+), 31 deletions(-)
|
||||||
|
|
||||||
|
diff --git a/Makefile.mk b/Makefile.mk
|
||||||
|
index 8f541ad187..ff9ed89e00 100644
|
||||||
|
--- a/Makefile.mk
|
||||||
|
+++ b/Makefile.mk
|
||||||
|
@@ -555,7 +555,6 @@ CFLAGS_common += -ffunction-sections
|
||||||
|
CFLAGS_common += -fdata-sections
|
||||||
|
CFLAGS_common += -fno-pie
|
||||||
|
CFLAGS_common += -Wstring-compare
|
||||||
|
-CFLAGS_common += -Werror
|
||||||
|
ifeq ($(CONFIG_COMPILER_GCC),y)
|
||||||
|
CFLAGS_common += -Wold-style-declaration
|
||||||
|
CFLAGS_common += -Wcast-function-type
|
||||||
|
@@ -581,7 +580,6 @@ endif
|
||||||
|
ADAFLAGS_common += -gnatp
|
||||||
|
ADAFLAGS_common += -Wuninitialized
|
||||||
|
ADAFLAGS_common += -Wall
|
||||||
|
-ADAFLAGS_common += -Werror
|
||||||
|
ADAFLAGS_common += -pipe
|
||||||
|
ADAFLAGS_common += -g
|
||||||
|
ADAFLAGS_common += -nostdinc
|
||||||
|
diff --git a/payloads/libpayload/Makefile.mk b/payloads/libpayload/Makefile.mk
|
||||||
|
index 0f5d1a0e11..45c2c5ad74 100644
|
||||||
|
--- a/payloads/libpayload/Makefile.mk
|
||||||
|
+++ b/payloads/libpayload/Makefile.mk
|
||||||
|
@@ -80,7 +80,7 @@ CFLAGS += -nostdlib -fno-builtin -ffreestanding -fomit-frame-pointer
|
||||||
|
CFLAGS += -ffunction-sections -fdata-sections
|
||||||
|
CFLAGS += -Wall -Wundef -Wstrict-prototypes -Wmissing-prototypes -Wvla
|
||||||
|
CFLAGS += -Wwrite-strings -Wredundant-decls -Wimplicit-fallthrough
|
||||||
|
-CFLAGS += -Wstrict-aliasing -Wshadow -Wno-address-of-packed-member -Werror
|
||||||
|
+CFLAGS += -Wstrict-aliasing -Wshadow -Wno-address-of-packed-member
|
||||||
|
|
||||||
|
ifeq ($(CONFIG_LP_LTO),y)
|
||||||
|
CFLAGS += -flto
|
||||||
|
diff --git a/payloads/libpayload/Makefile.payload b/payloads/libpayload/Makefile.payload
|
||||||
|
index 2eafd4bec3..c74704c58d 100644
|
||||||
|
--- a/payloads/libpayload/Makefile.payload
|
||||||
|
+++ b/payloads/libpayload/Makefile.payload
|
||||||
|
@@ -84,7 +84,7 @@ endif
|
||||||
|
|
||||||
|
CFLAGS = $(CFLAGS_$(ARCH))
|
||||||
|
CFLAGS += -Os -ffreestanding
|
||||||
|
-CFLAGS += -Wall -Wextra -Wmissing-prototypes -Wvla -Werror
|
||||||
|
+CFLAGS += -Wall -Wextra -Wmissing-prototypes -Wvla
|
||||||
|
ifeq ($(CONFIG_LP_LTO),y)
|
||||||
|
CFLAGS += -flto
|
||||||
|
endif
|
||||||
|
diff --git a/payloads/libpayload/sample/Makefile b/payloads/libpayload/sample/Makefile
|
||||||
|
index 1249e9a017..269511d7df 100644
|
||||||
|
--- a/payloads/libpayload/sample/Makefile
|
||||||
|
+++ b/payloads/libpayload/sample/Makefile
|
||||||
|
@@ -44,7 +44,7 @@ AS := $(AS_$(ARCH-y))
|
||||||
|
LIBPAYLOAD_DIR := ../install/libpayload
|
||||||
|
XCC := CC="$(CC)" $(LIBPAYLOAD_DIR)/bin/lpgcc
|
||||||
|
XAS := AS="$(AS)" $(LIBPAYLOAD_DIR)/bin/lpas
|
||||||
|
-CFLAGS := -fno-builtin -Wall -Werror -Os
|
||||||
|
+CFLAGS := -fno-builtin -Wall -Os
|
||||||
|
TARGET := hello
|
||||||
|
OBJS := $(TARGET).o
|
||||||
|
|
||||||
|
diff --git a/payloads/libpayload/sample/arch_mock/Makefile b/payloads/libpayload/sample/arch_mock/Makefile
|
||||||
|
index a1e748111e..a146c2b3be 100644
|
||||||
|
--- a/payloads/libpayload/sample/arch_mock/Makefile
|
||||||
|
+++ b/payloads/libpayload/sample/arch_mock/Makefile
|
||||||
|
@@ -12,7 +12,7 @@ CC := gcc
|
||||||
|
AS := as
|
||||||
|
OBJCOPY := objcopy
|
||||||
|
LIBPAYLOAD_DIR := ../../install/libpayload
|
||||||
|
-CFLAGS := -fno-builtin -Wall -Werror -Os \
|
||||||
|
+CFLAGS := -fno-builtin -Wall -Os \
|
||||||
|
-include $(LIBPAYLOAD_DIR)/include/kconfig.h \
|
||||||
|
-include $(LIBPAYLOAD_DIR)/include/compiler.h \
|
||||||
|
-I $(LIBPAYLOAD_DIR)/include \
|
||||||
|
diff --git a/payloads/libpayload/tests/Makefile.mk b/payloads/libpayload/tests/Makefile.mk
|
||||||
|
index 6b6c78d835..b2e7433b65 100644
|
||||||
|
--- a/payloads/libpayload/tests/Makefile.mk
|
||||||
|
+++ b/payloads/libpayload/tests/Makefile.mk
|
||||||
|
@@ -45,7 +45,7 @@ TEST_CFLAGS += -I$(cmockasrc)/include
|
||||||
|
# Minimal subset of warnings and errors. Tests can be less strict than actual build.
|
||||||
|
TEST_CFLAGS += -Wall -Wundef -Wstrict-prototypes -Wvla
|
||||||
|
TEST_CFLAGS += -Wwrite-strings -Wno-address-of-packed-member -Wimplicit-fallthrough
|
||||||
|
-TEST_CFLAGS += -Wstrict-aliasing -Wshadow -Werror
|
||||||
|
+TEST_CFLAGS += -Wstrict-aliasing -Wshadow
|
||||||
|
TEST_CFLAGS += -Wno-unknown-warning-option -Wno-source-mgr -Wno-main-return-type
|
||||||
|
|
||||||
|
TEST_CFLAGS += -std=gnu11 -ffunction-sections -fdata-sections -fno-builtin
|
||||||
|
diff --git a/payloads/linuxcheck/Makefile b/payloads/linuxcheck/Makefile
|
||||||
|
index 838c90df0c..a9d016db36 100644
|
||||||
|
--- a/payloads/linuxcheck/Makefile
|
||||||
|
+++ b/payloads/linuxcheck/Makefile
|
||||||
|
@@ -3,7 +3,7 @@ XCOMPILE=$(LIBPAYLOAD_DIR)/libpayload.xcompile
|
||||||
|
# build libpayload and put .config file in $(CURDIR) instead of ../libpayload
|
||||||
|
# to avoid pollute the libpayload source directory and possible conflicts
|
||||||
|
LPOPTS=obj="$(CURDIR)/build" DESTDIR="$(CURDIR)" DOTCONFIG="$(CURDIR)/.config"
|
||||||
|
-CFLAGS += -Wall -Wvla -Werror -Os -ffreestanding -nostdinc -nostdlib
|
||||||
|
+CFLAGS += -Wall -Wvla -Os -ffreestanding -nostdinc -nostdlib
|
||||||
|
ifeq ($(CONFIG_ARCH_X86),y)
|
||||||
|
TARGETARCH = i386
|
||||||
|
endif
|
||||||
|
diff --git a/src/lib/gnat/Makefile.mk b/src/lib/gnat/Makefile.mk
|
||||||
|
index 150a715067..9d9591bc00 100644
|
||||||
|
--- a/src/lib/gnat/Makefile.mk
|
||||||
|
+++ b/src/lib/gnat/Makefile.mk
|
||||||
|
@@ -12,7 +12,6 @@ ADAFLAGS_libgnat-$(1) := \
|
||||||
|
-gnatpg \
|
||||||
|
-I$$(src)/lib/gnat/ \
|
||||||
|
$$(GCC_ADAFLAGS_$(1)) \
|
||||||
|
- -Werror \
|
||||||
|
-fno-pie \
|
||||||
|
|
||||||
|
libgnat-$(1)-y += a-unccon.ads
|
||||||
|
diff --git a/tests/Makefile.common b/tests/Makefile.common
|
||||||
|
index 085e4cffc4..831867cf5c 100644
|
||||||
|
--- a/tests/Makefile.common
|
||||||
|
+++ b/tests/Makefile.common
|
||||||
|
@@ -46,7 +46,7 @@ TEST_INCLUDES += -I$(dir $(TEST_KCONFIG_AUTOHEADER))
|
||||||
|
# -Wmissing-prototypes just make working with the test framework cumbersome.
|
||||||
|
# Only put conservative warnings here that really detect code that's obviously
|
||||||
|
# unintentional.
|
||||||
|
-TEST_CFLAGS += -Wall -Werror -Wundef -Wstrict-prototypes -Wno-inline-asm
|
||||||
|
+TEST_CFLAGS += -Wall -Wundef -Wstrict-prototypes -Wno-inline-asm
|
||||||
|
TEST_CFLAGS += -Wno-unknown-warning-option -Wno-source-mgr -Wno-main-return-type
|
||||||
|
TEST_CFLAGS += -Wno-array-compare -Wno-trigraphs
|
||||||
|
TEST_CFLAGS += -Wno-unused-but-set-variables
|
||||||
|
diff --git a/util/amdfwtool/Makefile.mk b/util/amdfwtool/Makefile.mk
|
||||||
|
index 0b9cc1b644..271afce4a7 100644
|
||||||
|
--- a/util/amdfwtool/Makefile.mk
|
||||||
|
+++ b/util/amdfwtool/Makefile.mk
|
||||||
|
@@ -6,7 +6,8 @@ amdfwtoolobj = amdfwtool.o data_parse.o signed_psp.o handle_file.o opts.o
|
||||||
|
amdfwreadobj = amdfwread.o
|
||||||
|
amdfwheader = amdfwtool.h
|
||||||
|
|
||||||
|
-WERROR ?= -Werror
|
||||||
|
+# no werror for you
|
||||||
|
+WERROR ?=
|
||||||
|
AMDFWTOOLCFLAGS :=-O2 -Wall -Wextra -Wshadow $(WERROR)
|
||||||
|
AMDFWTOOLCFLAGS += -I $(top)/src/commonlib/bsd/include
|
||||||
|
AMDFWTOOLCFLAGS += -D_GNU_SOURCE # memmem() from string.h
|
||||||
|
diff --git a/util/archive/Makefile b/util/archive/Makefile
|
||||||
|
index 2de6a6294a..70820aeba2 100644
|
||||||
|
--- a/util/archive/Makefile
|
||||||
|
+++ b/util/archive/Makefile
|
||||||
|
@@ -1,7 +1,8 @@
|
||||||
|
## SPDX-License-Identifier: GPL-2.0-only
|
||||||
|
PROGRAM = archive
|
||||||
|
HOSTCC ?= gcc
|
||||||
|
-WERROR=-Werror
|
||||||
|
+# no werror for u
|
||||||
|
+WERROR=
|
||||||
|
CFLAGS=-O2 -Wall -Wextra -Wshadow ${WERROR}
|
||||||
|
|
||||||
|
SRCS = $(PROGRAM).c
|
||||||
|
diff --git a/util/bincfg/Makefile b/util/bincfg/Makefile
|
||||||
|
index dbcbc7711c..debef6c597 100644
|
||||||
|
--- a/util/bincfg/Makefile
|
||||||
|
+++ b/util/bincfg/Makefile
|
||||||
|
@@ -3,7 +3,8 @@ CC = gcc
|
||||||
|
YACC = bison
|
||||||
|
LEX = flex
|
||||||
|
TARGET=bincfg
|
||||||
|
-WERROR=-Werror
|
||||||
|
+# no werror for u
|
||||||
|
+WERROR=
|
||||||
|
CFLAGS=-O2 -Wall -Wextra -Wshadow ${WERROR}
|
||||||
|
CFLAGS+=-Wno-unused-function
|
||||||
|
LDFLAGS= -lfl
|
||||||
|
diff --git a/util/bucts/Makefile b/util/bucts/Makefile
|
||||||
|
index d32258d1ec..a81aa5e1ae 100644
|
||||||
|
--- a/util/bucts/Makefile
|
||||||
|
+++ b/util/bucts/Makefile
|
||||||
|
@@ -3,7 +3,8 @@ CC:=gcc
|
||||||
|
OBJ:=bucts.o
|
||||||
|
TARGET=bucts
|
||||||
|
VERSION:=$(shell git describe)
|
||||||
|
-WERROR=-Werror
|
||||||
|
+# no werror for u
|
||||||
|
+WERROR=
|
||||||
|
CFLAGS=-O2 -Wall -Wextra -Wshadow ${WERROR}
|
||||||
|
|
||||||
|
ifeq ($(shell uname), FreeBSD)
|
||||||
|
diff --git a/util/cbfstool/Makefile.mk b/util/cbfstool/Makefile.mk
|
||||||
|
index d3f07f9777..e34f69c1f1 100644
|
||||||
|
--- a/util/cbfstool/Makefile.mk
|
||||||
|
+++ b/util/cbfstool/Makefile.mk
|
||||||
|
@@ -140,7 +140,7 @@ cse_serger_obj += common.o
|
||||||
|
cse_serger_obj += cse_helpers.o
|
||||||
|
cse_serger_obj += $(foreach var, $(bpdt_formats_obj), $(var))
|
||||||
|
|
||||||
|
-TOOLCFLAGS ?= -Werror -Wall -Wextra -Wshadow
|
||||||
|
+TOOLCFLAGS ?= -Wall -Wextra -Wshadow
|
||||||
|
TOOLCFLAGS += -Wcast-qual -Wmissing-prototypes -Wredundant-decls -Wshadow
|
||||||
|
TOOLCFLAGS += -Wstrict-prototypes -Wwrite-strings
|
||||||
|
TOOLCFLAGS += -O2
|
||||||
|
diff --git a/util/cbfstool/lz4/Makefile b/util/cbfstool/lz4/Makefile
|
||||||
|
index d624e84703..be484c805f 100644
|
||||||
|
--- a/util/cbfstool/lz4/Makefile
|
||||||
|
+++ b/util/cbfstool/lz4/Makefile
|
||||||
|
@@ -72,10 +72,10 @@ cmake:
|
||||||
|
@cd cmake_unofficial; cmake CMakeLists.txt; $(MAKE)
|
||||||
|
|
||||||
|
gpptest: clean
|
||||||
|
- $(MAKE) all CC=g++ CFLAGS="-O3 -I../lib -Wall -Wextra -Wundef -Wshadow -Wcast-align -Werror"
|
||||||
|
+ $(MAKE) all CC=g++ CFLAGS="-O3 -I../lib -Wall -Wextra -Wundef -Wshadow -Wcast-align"
|
||||||
|
|
||||||
|
clangtest: clean
|
||||||
|
- CFLAGS="-O3 -Werror -Wconversion -Wno-sign-conversion" $(MAKE) all CC=clang
|
||||||
|
+ CFLAGS="-O3 -Wconversion -Wno-sign-conversion" $(MAKE) all CC=clang
|
||||||
|
|
||||||
|
sanitize: clean
|
||||||
|
CFLAGS="-O3 -g -fsanitize=undefined" $(MAKE) test CC=clang FUZZER_TIME="-T1mn" NB_LOOPS=-i1
|
||||||
|
@@ -84,8 +84,8 @@ staticAnalyze: clean
|
||||||
|
CFLAGS=-g clang-tidy $(CLANG_TIDY_CHECKS) $(CLANG_TIDY_ARGS) $(SRCS)
|
||||||
|
|
||||||
|
armtest: clean
|
||||||
|
- CFLAGS="-O3 -Werror" $(MAKE) -C $(LZ4DIR) all CC=arm-linux-gnueabi-gcc
|
||||||
|
- CFLAGS="-O3 -Werror" $(MAKE) -C $(PRGDIR) bins CC=arm-linux-gnueabi-gcc
|
||||||
|
+ CFLAGS="-O3" $(MAKE) -C $(LZ4DIR) all CC=arm-linux-gnueabi-gcc
|
||||||
|
+ CFLAGS="-O3" $(MAKE) -C $(PRGDIR) bins CC=arm-linux-gnueabi-gcc
|
||||||
|
|
||||||
|
versionsTest: clean
|
||||||
|
$(MAKE) -C versionsTest
|
||||||
|
diff --git a/util/cbmem/Makefile b/util/cbmem/Makefile
|
||||||
|
index e265ea6693..3aaaeac794 100644
|
||||||
|
--- a/util/cbmem/Makefile
|
||||||
|
+++ b/util/cbmem/Makefile
|
||||||
|
@@ -9,7 +9,8 @@ CC ?= $(CROSS_COMPILE)gcc
|
||||||
|
INSTALL ?= /usr/bin/env install
|
||||||
|
PREFIX ?= /usr/local
|
||||||
|
CFLAGS ?= -O2
|
||||||
|
-WERROR=-Werror
|
||||||
|
+# no werror for you!
|
||||||
|
+WERROR=
|
||||||
|
CFLAGS += -Wall -Wextra -Wmissing-prototypes -Wshadow $(WERROR)
|
||||||
|
CPPFLAGS += -I . -I $(ROOT)/commonlib/include -I $(ROOT)/commonlib/bsd/include
|
||||||
|
CPPFLAGS += -include $(ROOT)/commonlib/bsd/include/commonlib/bsd/compiler.h
|
||||||
|
diff --git a/util/ectool/Makefile b/util/ectool/Makefile
|
||||||
|
index a90773e5c6..5724ac6009 100644
|
||||||
|
--- a/util/ectool/Makefile
|
||||||
|
+++ b/util/ectool/Makefile
|
||||||
|
@@ -1,7 +1,7 @@
|
||||||
|
## SPDX-License-Identifier: GPL-2.0-only
|
||||||
|
|
||||||
|
CC ?= gcc
|
||||||
|
-WERROR=-Werror
|
||||||
|
+WERROR=
|
||||||
|
CFLAGS = -O2 -Wall -Wextra -Wshadow $(WERROR)
|
||||||
|
PROGRAM = ectool
|
||||||
|
INSTALL ?= /usr/bin/env install
|
||||||
|
diff --git a/util/futility/Makefile.mk b/util/futility/Makefile.mk
|
||||||
|
index a7bcee50d3..cb5363b93e 100644
|
||||||
|
--- a/util/futility/Makefile.mk
|
||||||
|
+++ b/util/futility/Makefile.mk
|
||||||
|
@@ -10,7 +10,7 @@ $(VBOOT_FUTILITY): | check-openssl-presence
|
||||||
|
unset CFLAGS LDFLAGS; $(MAKE) -C $(VBOOT_SOURCE) \
|
||||||
|
BUILD=$(VBOOT_HOST_BUILD) \
|
||||||
|
CC="$(HOSTCC)" \
|
||||||
|
- WERROR="-Werror -Wno-deprecated-declarations" \
|
||||||
|
+ WERROR="-Wno-deprecated-declarations" \
|
||||||
|
PKG_CONFIG="$(HOSTPKGCONFIG)" \
|
||||||
|
V=$(V) \
|
||||||
|
USE_FLASHROM=0 \
|
||||||
|
diff --git a/util/ifdtool/Makefile.mk b/util/ifdtool/Makefile.mk
|
||||||
|
index 2b97bf51c8..47953aedb1 100644
|
||||||
|
--- a/util/ifdtool/Makefile.mk
|
||||||
|
+++ b/util/ifdtool/Makefile.mk
|
||||||
|
@@ -2,7 +2,7 @@
|
||||||
|
|
||||||
|
ifdtoolobj = ifdtool.o fmap.o kv_pair.o valstr.o
|
||||||
|
|
||||||
|
-IFDTOOLCFLAGS = -O2 -g -Wall -Wextra -Wmissing-prototypes -Werror
|
||||||
|
+IFDTOOLCFLAGS = -O2 -g -Wall -Wextra -Wmissing-prototypes
|
||||||
|
IFDTOOLCFLAGS += -I$(top)/src/commonlib/include -I$(top)/src/commonlib/bsd/include
|
||||||
|
IFDTOOLCFLAGS += -I$(top)/util/cbfstool/flashmap
|
||||||
|
IFDTOOLCFLAGS += -include $(top)/src/commonlib/bsd/include/commonlib/bsd/compiler.h
|
||||||
|
diff --git a/util/intelvbttool/Makefile b/util/intelvbttool/Makefile
|
||||||
|
index 5c770dec9e..8963263354 100644
|
||||||
|
--- a/util/intelvbttool/Makefile
|
||||||
|
+++ b/util/intelvbttool/Makefile
|
||||||
|
@@ -6,7 +6,7 @@ CC ?= gcc
|
||||||
|
INSTALL ?= /usr/bin/env install
|
||||||
|
PREFIX ?= /usr/local
|
||||||
|
CFLAGS ?= -O2 -g
|
||||||
|
-CFLAGS += -Wall -Werror
|
||||||
|
+CFLAGS += -Wall
|
||||||
|
CFLAGS += -I../../src/commonlib/include -I ../../src/commonlib/bsd/include
|
||||||
|
|
||||||
|
all: $(PROGRAM)
|
||||||
|
diff --git a/util/msrtool/configure b/util/msrtool/configure
|
||||||
|
index 659cbcd66b..731e24f550 100755
|
||||||
|
--- a/util/msrtool/configure
|
||||||
|
+++ b/util/msrtool/configure
|
||||||
|
@@ -133,7 +133,7 @@ CC=`findprog "compiler" "${CC}" clang gcc cc icc` || exit
|
||||||
|
INSTALL=`findprog "install" "${INSTALL}" install ginstall` || exit
|
||||||
|
|
||||||
|
test -n "$DEBUG" && myCFLAGS="-O2 -g" || myCFLAGS="-Os"
|
||||||
|
-CFLAGS="${CFLAGS} ${myCFLAGS} -Wall -Werror"
|
||||||
|
+CFLAGS="${CFLAGS} ${myCFLAGS} -Wall"
|
||||||
|
|
||||||
|
cat > .config.c << EOF
|
||||||
|
#include <pci/pci.h>
|
||||||
|
diff --git a/util/pmh7tool/Makefile b/util/pmh7tool/Makefile
|
||||||
|
index 0a2ebbe147..c04d7e9bf9 100644
|
||||||
|
--- a/util/pmh7tool/Makefile
|
||||||
|
+++ b/util/pmh7tool/Makefile
|
||||||
|
@@ -1,7 +1,7 @@
|
||||||
|
## SPDX-License-Identifier: GPL-2.0-only
|
||||||
|
|
||||||
|
CC = gcc
|
||||||
|
-CFLAGS = -O2 -Wall -Wextra -Werror
|
||||||
|
+CFLAGS = -O2 -Wall -Wextra
|
||||||
|
PROGRAM = pmh7tool
|
||||||
|
INSTALL = /usr/bin/env install
|
||||||
|
PREFIX = /usr/local
|
||||||
|
diff --git a/util/superiotool/Makefile b/util/superiotool/Makefile
|
||||||
|
index 39839d9aa6..06aa7b6571 100644
|
||||||
|
--- a/util/superiotool/Makefile
|
||||||
|
+++ b/util/superiotool/Makefile
|
||||||
|
@@ -12,7 +12,7 @@ PREFIX ?= /usr/local
|
||||||
|
VERSION := -D'SUPERIOTOOL_VERSION="$(shell git describe 2>/dev/null)"'
|
||||||
|
|
||||||
|
CFLAGS += -O2 -Wall -Wstrict-prototypes -Wundef -Wstrict-aliasing \
|
||||||
|
- -Werror-implicit-function-declaration -std=c11 -pedantic $(VERSION) \
|
||||||
|
+ -std=c11 -pedantic $(VERSION) \
|
||||||
|
-Wno-variadic-macros -I $(TOP)/src/commonlib/bsd/include
|
||||||
|
LDFLAGS += -lz
|
||||||
|
|
||||||
|
@@ -24,8 +24,8 @@ ifeq ($(OS_ARCH), Darwin)
|
||||||
|
LIBS = -framework IOKit -framework DirectHW -lpci -lz
|
||||||
|
endif
|
||||||
|
ifeq ($(OS_ARCH), FreeBSD)
|
||||||
|
-CFLAGS = -O2 -Wall -Werror -Wstrict-prototypes -Wundef -Wstrict-aliasing \
|
||||||
|
- -Werror-implicit-function-declaration -std=c11 $(VERSION) \
|
||||||
|
+CFLAGS = -O2 -Wall -Wstrict-prototypes -Wundef -Wstrict-aliasing \
|
||||||
|
+ -std=c11 $(VERSION) \
|
||||||
|
-I/usr/local/include
|
||||||
|
LDFLAGS += -L/usr/local/lib
|
||||||
|
LIBS = -lz
|
||||||
|
diff --git a/util/uio_usbdebug/Makefile b/util/uio_usbdebug/Makefile
|
||||||
|
index af1cc8e1ec..2ceb28cd53 100644
|
||||||
|
--- a/util/uio_usbdebug/Makefile
|
||||||
|
+++ b/util/uio_usbdebug/Makefile
|
||||||
|
@@ -30,7 +30,7 @@ KCONFIG_H := ../../src/include/kconfig.h
|
||||||
|
|
||||||
|
CFLAGS += \
|
||||||
|
-m32 -g \
|
||||||
|
- -Wall -Wextra -Werror \
|
||||||
|
+ -Wall -Wextra \
|
||||||
|
-Wno-unused-parameter -Wno-error=sign-compare
|
||||||
|
CPPFLAGS += \
|
||||||
|
-Iinclude/ \
|
||||||
|
diff --git a/util/xcompile/xcompile b/util/xcompile/xcompile
|
||||||
|
index f88da69306..ef43e28683 100755
|
||||||
|
--- a/util/xcompile/xcompile
|
||||||
|
+++ b/util/xcompile/xcompile
|
||||||
|
@@ -124,7 +124,7 @@ testcc() {
|
||||||
|
local tmp_o="$TMPFILE.o"
|
||||||
|
rm -f "$tmp_c" "$tmp_o"
|
||||||
|
echo "void _start(void) {}" >"$tmp_c"
|
||||||
|
- "$cc" -nostdlib -Werror $cflags -c "$tmp_c" -o "$tmp_o" >/dev/null 2>&1
|
||||||
|
+ "$cc" -nostdlib $cflags -c "$tmp_c" -o "$tmp_o" >/dev/null 2>&1
|
||||||
|
}
|
||||||
|
|
||||||
|
testld() {
|
||||||
|
--
|
||||||
|
2.47.3
|
||||||
|
|
||||||
@@ -1,4 +1,4 @@
|
|||||||
# SPDX-License-Identifier: GPL-3.0-or-later
|
# SPDX-License-Identifier: GPL-3.0-or-later
|
||||||
|
|
||||||
tree="default"
|
tree="default"
|
||||||
rev="fcd716d9a272461da1fdbaf1c048eb5a52c7896b"
|
rev="62c8197dd25376cb7b18d272af167cb176d28bcf"
|
||||||
|
|||||||
@@ -0,0 +1,849 @@
|
|||||||
|
#
|
||||||
|
# Automatically generated file; DO NOT EDIT.
|
||||||
|
# coreboot configuration
|
||||||
|
#
|
||||||
|
|
||||||
|
#
|
||||||
|
# General setup
|
||||||
|
#
|
||||||
|
CONFIG_LOCALVERSION=""
|
||||||
|
CONFIG_CBFS_PREFIX="fallback"
|
||||||
|
CONFIG_COMPILER_GCC=y
|
||||||
|
# CONFIG_COMPILER_LLVM_CLANG is not set
|
||||||
|
# CONFIG_ANY_TOOLCHAIN is not set
|
||||||
|
# CONFIG_CCACHE is not set
|
||||||
|
# CONFIG_LTO is not set
|
||||||
|
# CONFIG_IWYU is not set
|
||||||
|
# CONFIG_FMD_GENPARSER is not set
|
||||||
|
# CONFIG_UTIL_GENPARSER is not set
|
||||||
|
CONFIG_OPTION_BACKEND_NONE=y
|
||||||
|
# CONFIG_USE_OPTION_TABLE is not set
|
||||||
|
# CONFIG_USE_CBFS_FILE_OPTION_BACKEND is not set
|
||||||
|
CONFIG_COMPRESS_RAMSTAGE_LZMA=y
|
||||||
|
# CONFIG_COMPRESS_RAMSTAGE_LZ4 is not set
|
||||||
|
# CONFIG_COMPRESS_RAMSTAGE_ZSTD is not set
|
||||||
|
CONFIG_SEPARATE_ROMSTAGE=y
|
||||||
|
CONFIG_INCLUDE_CONFIG_FILE=y
|
||||||
|
CONFIG_COLLECT_TIMESTAMPS=y
|
||||||
|
# CONFIG_TIMESTAMPS_ON_CONSOLE is not set
|
||||||
|
CONFIG_USE_BLOBS=y
|
||||||
|
# CONFIG_USE_AMD_BLOBS is not set
|
||||||
|
# CONFIG_USE_QC_BLOBS is not set
|
||||||
|
# CONFIG_COVERAGE is not set
|
||||||
|
# CONFIG_UBSAN is not set
|
||||||
|
CONFIG_HAVE_ASAN_IN_RAMSTAGE=y
|
||||||
|
# CONFIG_ASAN is not set
|
||||||
|
# CONFIG_NO_STAGE_CACHE is not set
|
||||||
|
CONFIG_TSEG_STAGE_CACHE=y
|
||||||
|
# CONFIG_UPDATE_IMAGE is not set
|
||||||
|
# CONFIG_BOOTSPLASH_IMAGE is not set
|
||||||
|
|
||||||
|
#
|
||||||
|
# Software Bill Of Materials (SBOM)
|
||||||
|
#
|
||||||
|
# CONFIG_SBOM is not set
|
||||||
|
# end of Software Bill Of Materials (SBOM)
|
||||||
|
# end of General setup
|
||||||
|
|
||||||
|
#
|
||||||
|
# Mainboard
|
||||||
|
#
|
||||||
|
|
||||||
|
#
|
||||||
|
# Important: Run 'make distclean' before switching boards
|
||||||
|
#
|
||||||
|
# CONFIG_VENDOR_51NB is not set
|
||||||
|
# CONFIG_VENDOR_ACER is not set
|
||||||
|
# CONFIG_VENDOR_AMD is not set
|
||||||
|
# CONFIG_VENDOR_AOOSTAR is not set
|
||||||
|
# CONFIG_VENDOR_AOPEN is not set
|
||||||
|
# CONFIG_VENDOR_APPLE is not set
|
||||||
|
# CONFIG_VENDOR_ARM is not set
|
||||||
|
# CONFIG_VENDOR_ASROCK is not set
|
||||||
|
# CONFIG_VENDOR_ASUS is not set
|
||||||
|
# CONFIG_VENDOR_BIOSTAR is not set
|
||||||
|
# CONFIG_VENDOR_BOSTENTECH is not set
|
||||||
|
# CONFIG_VENDOR_BYTEDANCE is not set
|
||||||
|
# CONFIG_VENDOR_CAVIUM is not set
|
||||||
|
# CONFIG_VENDOR_CLEVO is not set
|
||||||
|
# CONFIG_VENDOR_COMPULAB is not set
|
||||||
|
# CONFIG_VENDOR_CWWK is not set
|
||||||
|
CONFIG_VENDOR_DELL=y
|
||||||
|
# CONFIG_VENDOR_EMULATION is not set
|
||||||
|
# CONFIG_VENDOR_ERYING is not set
|
||||||
|
# CONFIG_VENDOR_EXAMPLE is not set
|
||||||
|
# CONFIG_VENDOR_FACEBOOK is not set
|
||||||
|
# CONFIG_VENDOR_FOXCONN is not set
|
||||||
|
# CONFIG_VENDOR_FRAMEWORK is not set
|
||||||
|
# CONFIG_VENDOR_GETAC is not set
|
||||||
|
# CONFIG_VENDOR_GIGABYTE is not set
|
||||||
|
# CONFIG_VENDOR_GOOGLE is not set
|
||||||
|
# CONFIG_VENDOR_HARDKERNEL is not set
|
||||||
|
# CONFIG_VENDOR_HP is not set
|
||||||
|
# CONFIG_VENDOR_IBASE is not set
|
||||||
|
# CONFIG_VENDOR_IBM is not set
|
||||||
|
# CONFIG_VENDOR_INTEL is not set
|
||||||
|
# CONFIG_VENDOR_INVENTEC is not set
|
||||||
|
# CONFIG_VENDOR_KONTRON is not set
|
||||||
|
# CONFIG_VENDOR_LATTEPANDA is not set
|
||||||
|
# CONFIG_VENDOR_LENOVO is not set
|
||||||
|
# CONFIG_VENDOR_LIBRETREND is not set
|
||||||
|
# CONFIG_VENDOR_MITAC_COMPUTING is not set
|
||||||
|
# CONFIG_VENDOR_MSI is not set
|
||||||
|
# CONFIG_VENDOR_NOVACUSTOM is not set
|
||||||
|
# CONFIG_VENDOR_OCP is not set
|
||||||
|
# CONFIG_VENDOR_OPENCELLULAR is not set
|
||||||
|
# CONFIG_VENDOR_PACKARDBELL is not set
|
||||||
|
# CONFIG_VENDOR_PCENGINES is not set
|
||||||
|
# CONFIG_VENDOR_PINE64 is not set
|
||||||
|
# CONFIG_VENDOR_PORTWELL is not set
|
||||||
|
# CONFIG_VENDOR_PRODRIVE is not set
|
||||||
|
# CONFIG_VENDOR_PROTECTLI is not set
|
||||||
|
# CONFIG_VENDOR_PURISM is not set
|
||||||
|
# CONFIG_VENDOR_QOTOM is not set
|
||||||
|
# CONFIG_VENDOR_RAPTOR_CS is not set
|
||||||
|
# CONFIG_VENDOR_RAZER is not set
|
||||||
|
# CONFIG_VENDOR_RODA is not set
|
||||||
|
# CONFIG_VENDOR_SAMSUNG is not set
|
||||||
|
# CONFIG_VENDOR_SAPPHIRE is not set
|
||||||
|
# CONFIG_VENDOR_SIEMENS is not set
|
||||||
|
# CONFIG_VENDOR_SIFIVE is not set
|
||||||
|
# CONFIG_VENDOR_STARLABS is not set
|
||||||
|
# CONFIG_VENDOR_SUPERMICRO is not set
|
||||||
|
# CONFIG_VENDOR_SYSTEM76 is not set
|
||||||
|
# CONFIG_VENDOR_TI is not set
|
||||||
|
# CONFIG_VENDOR_TOPTON is not set
|
||||||
|
# CONFIG_VENDOR_UP is not set
|
||||||
|
# CONFIG_VENDOR_VIA is not set
|
||||||
|
CONFIG_BOARD_SPECIFIC_OPTIONS=y
|
||||||
|
CONFIG_MAINBOARD_PART_NUMBER="OptiPlex 3040 Micro"
|
||||||
|
CONFIG_MAINBOARD_VERSION="1.0"
|
||||||
|
CONFIG_MAINBOARD_DIR="dell/optiplex_3040"
|
||||||
|
CONFIG_VGA_BIOS_ID="8086,0406"
|
||||||
|
CONFIG_DIMM_MAX=4
|
||||||
|
CONFIG_DIMM_SPD_SIZE=256
|
||||||
|
CONFIG_FMDFILE=""
|
||||||
|
# CONFIG_NO_POST is not set
|
||||||
|
CONFIG_MAINBOARD_VENDOR="Dell Inc."
|
||||||
|
CONFIG_CBFS_SIZE=0xEEE000
|
||||||
|
CONFIG_CONSOLE_SERIAL=y
|
||||||
|
CONFIG_LINEAR_FRAMEBUFFER_MAX_HEIGHT=2160
|
||||||
|
CONFIG_LINEAR_FRAMEBUFFER_MAX_WIDTH=3840
|
||||||
|
CONFIG_MAX_CPUS=8
|
||||||
|
# CONFIG_ONBOARD_VGA_IS_PRIMARY is not set
|
||||||
|
CONFIG_POST_DEVICE=y
|
||||||
|
CONFIG_POST_IO=y
|
||||||
|
CONFIG_UART_FOR_CONSOLE=0
|
||||||
|
CONFIG_OVERRIDE_DEVICETREE=""
|
||||||
|
CONFIG_DEVICETREE="devicetree.cb"
|
||||||
|
# CONFIG_VBOOT is not set
|
||||||
|
# CONFIG_VGA_BIOS is not set
|
||||||
|
CONFIG_PCIEXP_ASPM=y
|
||||||
|
CONFIG_PCIEXP_L1_SUB_STATE=y
|
||||||
|
CONFIG_PCIEXP_CLK_PM=y
|
||||||
|
CONFIG_MAINBOARD_SMBIOS_MANUFACTURER="Dell Inc."
|
||||||
|
CONFIG_ECAM_MMCONF_BASE_ADDRESS=0xe0000000
|
||||||
|
CONFIG_ECAM_MMCONF_BUS_NUMBER=256
|
||||||
|
CONFIG_MEMLAYOUT_LD_FILE="src/arch/x86/memlayout.ld"
|
||||||
|
# CONFIG_FATAL_ASSERTS is not set
|
||||||
|
CONFIG_INTEL_GMA_VBT_FILE="src/mainboard/$(MAINBOARDDIR)/data.vbt"
|
||||||
|
# CONFIG_DISABLE_HECI1_AT_PRE_BOOT is not set
|
||||||
|
CONFIG_PRERAM_CBMEM_CONSOLE_SIZE=0xc00
|
||||||
|
CONFIG_MAINBOARD_SMBIOS_PRODUCT_NAME="OptiPlex 3040 Micro"
|
||||||
|
# CONFIG_CONSOLE_POST is not set
|
||||||
|
CONFIG_FSP_FD_PATH="3rdparty/fsp/KabylakeFspBinPkg/Fsp.fd"
|
||||||
|
CONFIG_MAX_SOCKET=1
|
||||||
|
CONFIG_CMOS_DEFAULT_FILE="src/mainboard/$(MAINBOARDDIR)/cmos.default"
|
||||||
|
CONFIG_CMOS_LAYOUT_FILE="src/mainboard/$(MAINBOARDDIR)/cmos.layout"
|
||||||
|
CONFIG_USE_PM_ACPI_TIMER=y
|
||||||
|
CONFIG_BOOT_DEVICE_SPI_FLASH_BUS=0
|
||||||
|
# CONFIG_BOARD_DELL_E4300 is not set
|
||||||
|
# CONFIG_BOARD_DELL_E6400 is not set
|
||||||
|
# CONFIG_BOARD_DELL_LATITUDE_E7240 is not set
|
||||||
|
CONFIG_BOARD_DELL_OPTIPLEX_3040=y
|
||||||
|
# CONFIG_BOARD_DELL_OPTIPLEX_780_MT is not set
|
||||||
|
# CONFIG_BOARD_DELL_OPTIPLEX_780_USFF is not set
|
||||||
|
# CONFIG_BOARD_DELL_OPTIPLEX_9020_SFF is not set
|
||||||
|
# CONFIG_BOARD_DELL_OPTIPLEX_9020_MT is not set
|
||||||
|
# CONFIG_BOARD_DELL_OPTIPLEX_3050 is not set
|
||||||
|
# CONFIG_BOARD_DELL_LATITUDE_E5420 is not set
|
||||||
|
# CONFIG_BOARD_DELL_LATITUDE_E5520 is not set
|
||||||
|
# CONFIG_BOARD_DELL_LATITUDE_E6220 is not set
|
||||||
|
# CONFIG_BOARD_DELL_LATITUDE_E6320 is not set
|
||||||
|
# CONFIG_BOARD_DELL_LATITUDE_E6420 is not set
|
||||||
|
# CONFIG_BOARD_DELL_LATITUDE_E6520 is not set
|
||||||
|
# CONFIG_BOARD_DELL_LATITUDE_E5530 is not set
|
||||||
|
# CONFIG_BOARD_DELL_LATITUDE_E6230 is not set
|
||||||
|
# CONFIG_BOARD_DELL_LATITUDE_E6330 is not set
|
||||||
|
# CONFIG_BOARD_DELL_LATITUDE_E6430 is not set
|
||||||
|
# CONFIG_BOARD_DELL_LATITUDE_E6530 is not set
|
||||||
|
# CONFIG_BOARD_DELL_OPTIPLEX_9010 is not set
|
||||||
|
# CONFIG_BOARD_DELL_PRECISION_T1650 is not set
|
||||||
|
# CONFIG_BOARD_DELL_XPS_8300 is not set
|
||||||
|
CONFIG_DCACHE_RAM_BASE=0xfef00000
|
||||||
|
CONFIG_DCACHE_RAM_SIZE=0x40000
|
||||||
|
CONFIG_C_ENV_BOOTBLOCK_SIZE=0x40000
|
||||||
|
CONFIG_DCACHE_BSP_STACK_SIZE=0x4000
|
||||||
|
CONFIG_MAX_ACPI_TABLE_SIZE_KB=144
|
||||||
|
CONFIG_HAVE_INTEL_FIRMWARE=y
|
||||||
|
CONFIG_MRC_SETTINGS_CACHE_SIZE=0x10000
|
||||||
|
CONFIG_DRIVERS_INTEL_WIFI=y
|
||||||
|
CONFIG_IFD_BIN_PATH="../../../config/ifd/3040micro/ifd"
|
||||||
|
CONFIG_ME_BIN_PATH="../../../vendorfiles/3040micro/me.bin"
|
||||||
|
CONFIG_MAINBOARD_SUPPORTS_SKYLAKE_CPU=y
|
||||||
|
CONFIG_CONSOLE_CBMEM_BUFFER_SIZE=0x20000
|
||||||
|
# CONFIG_INTEL_OC_MAILBOX_ENABLE_UNDERVOLTING is not set
|
||||||
|
CONFIG_CARDBUS_PLUGIN_SUPPORT=y
|
||||||
|
CONFIG_SPI_FLASH_DONT_INCLUDE_ALL_DRIVERS=y
|
||||||
|
CONFIG_USE_LEGACY_8254_TIMER=y
|
||||||
|
# CONFIG_DEBUG_SMI is not set
|
||||||
|
# CONFIG_SOC_INTEL_COMMON_BLOCK_SGX_ENABLE is not set
|
||||||
|
CONFIG_HAVE_IFD_BIN=y
|
||||||
|
CONFIG_PS2K_EISAID="PNP0303"
|
||||||
|
CONFIG_PS2M_EISAID="PNP0F13"
|
||||||
|
CONFIG_GFX_GMA_PANEL_1_PORT="eDP"
|
||||||
|
CONFIG_TTYS0_BAUD=115200
|
||||||
|
# CONFIG_SOC_INTEL_CSE_SEND_EOP_EARLY is not set
|
||||||
|
CONFIG_POWER_STATE_DEFAULT_ON_AFTER_FAILURE=y
|
||||||
|
CONFIG_D3COLD_SUPPORT=y
|
||||||
|
CONFIG_GFX_GMA_PANEL_1_ON_EDP=y
|
||||||
|
CONFIG_DRIVERS_UART_8250IO=y
|
||||||
|
CONFIG_PC_CMOS_BASE_PORT_BANK1=0x72
|
||||||
|
CONFIG_HEAP_SIZE=0x100000
|
||||||
|
# CONFIG_BOOTMEDIA_SMM_BWP is not set
|
||||||
|
# CONFIG_DRIVERS_EFI_FW_INFO is not set
|
||||||
|
# CONFIG_TCG_OPAL_S3_UNLOCK is not set
|
||||||
|
CONFIG_BOARD_ROMSIZE_KB_16384=y
|
||||||
|
# CONFIG_COREBOOT_ROMSIZE_KB_256 is not set
|
||||||
|
# CONFIG_COREBOOT_ROMSIZE_KB_512 is not set
|
||||||
|
# CONFIG_COREBOOT_ROMSIZE_KB_1024 is not set
|
||||||
|
# CONFIG_COREBOOT_ROMSIZE_KB_2048 is not set
|
||||||
|
# CONFIG_COREBOOT_ROMSIZE_KB_4096 is not set
|
||||||
|
# CONFIG_COREBOOT_ROMSIZE_KB_5120 is not set
|
||||||
|
# CONFIG_COREBOOT_ROMSIZE_KB_6144 is not set
|
||||||
|
# CONFIG_COREBOOT_ROMSIZE_KB_8192 is not set
|
||||||
|
# CONFIG_COREBOOT_ROMSIZE_KB_10240 is not set
|
||||||
|
# CONFIG_COREBOOT_ROMSIZE_KB_12288 is not set
|
||||||
|
CONFIG_COREBOOT_ROMSIZE_KB_16384=y
|
||||||
|
# CONFIG_COREBOOT_ROMSIZE_KB_24576 is not set
|
||||||
|
# CONFIG_COREBOOT_ROMSIZE_KB_32768 is not set
|
||||||
|
# CONFIG_COREBOOT_ROMSIZE_KB_65536 is not set
|
||||||
|
CONFIG_COREBOOT_ROMSIZE_KB=16384
|
||||||
|
CONFIG_ROM_SIZE=0x01000000
|
||||||
|
CONFIG_HAVE_POWER_STATE_AFTER_FAILURE=y
|
||||||
|
CONFIG_HAVE_POWER_STATE_PREVIOUS_AFTER_FAILURE=y
|
||||||
|
# CONFIG_POWER_STATE_OFF_AFTER_FAILURE is not set
|
||||||
|
CONFIG_POWER_STATE_ON_AFTER_FAILURE=y
|
||||||
|
# CONFIG_POWER_STATE_PREVIOUS_AFTER_FAILURE is not set
|
||||||
|
CONFIG_MAINBOARD_POWER_FAILURE_STATE=1
|
||||||
|
# end of Mainboard
|
||||||
|
|
||||||
|
#
|
||||||
|
# Chipset
|
||||||
|
#
|
||||||
|
|
||||||
|
#
|
||||||
|
# SoC
|
||||||
|
#
|
||||||
|
CONFIG_CHIPSET_DEVICETREE="soc/intel/skylake/chipset.cb"
|
||||||
|
CONFIG_FSP_M_FILE="../../../vendorfiles/kabylake/Fsp_M.fd"
|
||||||
|
CONFIG_FSP_S_FILE="../../../vendorfiles/kabylake/Fsp_S.fd"
|
||||||
|
CONFIG_CBFS_MCACHE_SIZE=0x4000
|
||||||
|
CONFIG_ROMSTAGE_ADDR=0x2000000
|
||||||
|
CONFIG_VERSTAGE_ADDR=0x2000000
|
||||||
|
CONFIG_SMM_TSEG_SIZE=0x800000
|
||||||
|
CONFIG_SMM_RESERVED_SIZE=0x200000
|
||||||
|
CONFIG_SMM_MODULE_STACK_SIZE=0x800
|
||||||
|
CONFIG_ACPI_BERT_SIZE=0x0
|
||||||
|
CONFIG_DRIVERS_I2C_DESIGNWARE_CLOCK_MHZ=120
|
||||||
|
CONFIG_CPU_PT_ROM_MAP_GB=512
|
||||||
|
CONFIG_PRERAM_CBFS_CACHE_SIZE=0x4000
|
||||||
|
CONFIG_DOMAIN_RESOURCE_32BIT_LIMIT=0xe0000000
|
||||||
|
CONFIG_ACPI_CPU_STRING="CP%02X"
|
||||||
|
CONFIG_STACK_SIZE=0x2000
|
||||||
|
CONFIG_IFD_CHIPSET="sklkbl"
|
||||||
|
CONFIG_IED_REGION_SIZE=0x400000
|
||||||
|
CONFIG_MAX_ROOT_PORTS=24
|
||||||
|
CONFIG_PCR_BASE_ADDRESS=0xfd000000
|
||||||
|
CONFIG_CPU_BCLK_MHZ=100
|
||||||
|
CONFIG_SOC_INTEL_COMMON_BLOCK_GSPI_CLOCK_MHZ=120
|
||||||
|
CONFIG_CPU_XTAL_HZ=24000000
|
||||||
|
CONFIG_SOC_INTEL_COMMON_BLOCK_GSPI_MAX=2
|
||||||
|
CONFIG_SOC_INTEL_I2C_DEV_MAX=6
|
||||||
|
# CONFIG_ENABLE_SATA_TEST_MODE is not set
|
||||||
|
CONFIG_SOC_INTEL_COMMON_LPSS_UART_CLK_M_VAL=0x30
|
||||||
|
CONFIG_SOC_INTEL_COMMON_LPSS_UART_CLK_N_VAL=0xc35
|
||||||
|
CONFIG_FSP_HEADER_PATH="3rdparty/fsp/KabylakeFspBinPkg/Include/"
|
||||||
|
CONFIG_SOC_INTEL_COMMON_DEBUG_CONSENT=0
|
||||||
|
CONFIG_INTEL_GMA_BCLV_OFFSET=0xc8254
|
||||||
|
CONFIG_INTEL_GMA_BCLV_WIDTH=16
|
||||||
|
CONFIG_INTEL_GMA_BCLM_OFFSET=0xc8256
|
||||||
|
CONFIG_INTEL_GMA_BCLM_WIDTH=16
|
||||||
|
CONFIG_FSP_PUBLISH_MBP_HOB=y
|
||||||
|
CONFIG_FSP_STATUS_GLOBAL_RESET=0x40000003
|
||||||
|
CONFIG_MAX_HECI_DEVICES=5
|
||||||
|
CONFIG_BOOTBLOCK_IN_CBFS=y
|
||||||
|
CONFIG_HAVE_PAM0_REGISTER=y
|
||||||
|
CONFIG_INTEL_TXT_BIOSACM_ALIGNMENT=0x40000
|
||||||
|
CONFIG_CPU_INTEL_NUM_FIT_ENTRIES=10
|
||||||
|
CONFIG_SOC_INTEL_GFX_FRAMEBUFFER_OFFSET=0x0
|
||||||
|
CONFIG_PCIE_LTR_MAX_SNOOP_LATENCY=0x1003
|
||||||
|
CONFIG_PCIE_LTR_MAX_NO_SNOOP_LATENCY=0x1003
|
||||||
|
CONFIG_SOC_PHYSICAL_ADDRESS_WIDTH=0
|
||||||
|
CONFIG_RAMSTAGE_CBFS_CACHE_SIZE=0x4000
|
||||||
|
CONFIG_CBFS_CACHE_ALIGN=8
|
||||||
|
CONFIG_SOC_INTEL_COMMON_SKYLAKE_BASE=y
|
||||||
|
CONFIG_SOC_INTEL_KABYLAKE=y
|
||||||
|
CONFIG_SKYLAKE_SOC_PCH_H=y
|
||||||
|
# CONFIG_MAINBOARD_SUPPORTS_KABYLAKE_CPU is not set
|
||||||
|
# CONFIG_MAINBOARD_SUPPORTS_COFFEELAKE_CPU is not set
|
||||||
|
# CONFIG_ALWAYS_ALLOW_ABOVE_4G_ALLOCATION is not set
|
||||||
|
CONFIG_FSP_T_LOCATION=0xfffe0000
|
||||||
|
CONFIG_SOC_INTEL_COMMON_BLOCK_P2SB=y
|
||||||
|
CONFIG_FIXED_SMBUS_IO_BASE=0xefa0
|
||||||
|
CONFIG_UART_BITBANG_TX_DELAY_MS=5
|
||||||
|
CONFIG_SOC_INTEL_COMMON=y
|
||||||
|
|
||||||
|
#
|
||||||
|
# Intel SoC Common Code for IP blocks
|
||||||
|
#
|
||||||
|
CONFIG_SOC_INTEL_COMMON_BLOCK=y
|
||||||
|
CONFIG_SOC_INTEL_COMMON_BLOCK_ACPI=y
|
||||||
|
CONFIG_SOC_INTEL_COMMON_BLOCK_ACPI_GPIO=y
|
||||||
|
CONFIG_SOC_INTEL_COMMON_BLOCK_ACPI_LPIT=y
|
||||||
|
CONFIG_SOC_INTEL_COMMON_BLOCK_ACPI_PEP=y
|
||||||
|
CONFIG_SOC_INTEL_COMMON_BLOCK_ACPI_CPPC=y
|
||||||
|
CONFIG_SOC_INTEL_COMMON_BLOCK_CHIP_CONFIG=y
|
||||||
|
CONFIG_SOC_INTEL_COMMON_BLOCK_CPU=y
|
||||||
|
CONFIG_SOC_INTEL_COMMON_BLOCK_CPU_MPINIT=y
|
||||||
|
CONFIG_USE_FSP_FEATURE_PROGRAM_ON_APS=y
|
||||||
|
# CONFIG_USE_COREBOOT_MP_INIT is not set
|
||||||
|
CONFIG_SOC_INTEL_COMMON_BLOCK_CPU_SMMRELOCATE=y
|
||||||
|
CONFIG_SOC_INTEL_COMMON_BLOCK_CAR=y
|
||||||
|
CONFIG_INTEL_CAR_NEM_ENHANCED=y
|
||||||
|
# CONFIG_USE_INTEL_FSP_MP_INIT is not set
|
||||||
|
CONFIG_CPU_SUPPORTS_PM_TIMER_EMULATION=y
|
||||||
|
CONFIG_HAVE_HYPERTHREADING=y
|
||||||
|
# CONFIG_FSP_HYPERTHREADING is not set
|
||||||
|
# CONFIG_INTEL_KEYLOCKER is not set
|
||||||
|
# CONFIG_SOC_INTEL_COMMON_BLOCK_PRMRR_SIZE_MAX is not set
|
||||||
|
# CONFIG_SOC_INTEL_COMMON_BLOCK_PRMRR_SIZE_256MB is not set
|
||||||
|
# CONFIG_SOC_INTEL_COMMON_BLOCK_PRMRR_SIZE_128MB is not set
|
||||||
|
# CONFIG_SOC_INTEL_COMMON_BLOCK_PRMRR_SIZE_64MB is not set
|
||||||
|
# CONFIG_SOC_INTEL_COMMON_BLOCK_PRMRR_SIZE_32MB is not set
|
||||||
|
# CONFIG_SOC_INTEL_COMMON_BLOCK_PRMRR_SIZE_16MB is not set
|
||||||
|
# CONFIG_SOC_INTEL_COMMON_BLOCK_PRMRR_SIZE_8MB is not set
|
||||||
|
# CONFIG_SOC_INTEL_COMMON_BLOCK_PRMRR_SIZE_4MB is not set
|
||||||
|
# CONFIG_SOC_INTEL_COMMON_BLOCK_PRMRR_SIZE_2MB is not set
|
||||||
|
CONFIG_SOC_INTEL_COMMON_BLOCK_PRMRR_SIZE_0MB=y
|
||||||
|
CONFIG_SOC_INTEL_COMMON_BLOCK_CSE=y
|
||||||
|
CONFIG_SOC_INTEL_COMMON_BLOCK_HECI1_DISABLE_USING_PCR=y
|
||||||
|
CONFIG_SOC_INTEL_CSE_FMAP_NAME="SI_ME"
|
||||||
|
CONFIG_SOC_INTEL_CSE_RW_CBFS_NAME="me_rw"
|
||||||
|
CONFIG_SOC_INTEL_CSE_RW_VERSION_CBFS_NAME="me_rw.version"
|
||||||
|
CONFIG_SOC_INTEL_CSE_RW_FILE=""
|
||||||
|
CONFIG_SOC_INTEL_CSE_RW_VERSION=""
|
||||||
|
CONFIG_SOC_INTEL_CSE_IOM_CBFS_NAME="cse_iom"
|
||||||
|
CONFIG_SOC_INTEL_CSE_IOM_CBFS_FILE=""
|
||||||
|
CONFIG_SOC_INTEL_CSE_NPHY_CBFS_NAME="cse_nphy"
|
||||||
|
CONFIG_SOC_INTEL_CSE_NPHY_CBFS_FILE=""
|
||||||
|
CONFIG_CSE_RESET_CLEAR_EC_AP_IDLE_FLAG=y
|
||||||
|
CONFIG_SOC_INTEL_COMMON_BLOCK_DSP=y
|
||||||
|
CONFIG_SOC_INTEL_COMMON_BLOCK_FAST_SPI=y
|
||||||
|
CONFIG_FAST_SPI_DISABLE_WRITE_STATUS=y
|
||||||
|
CONFIG_SOC_INTEL_COMMON_BLOCK_GPIO=y
|
||||||
|
CONFIG_SOC_INTEL_COMMON_BLOCK_GPIO_ITSS_POL_CFG=y
|
||||||
|
CONFIG_SOC_INTEL_COMMON_BLOCK_GPIO_PADCFG_PADTOL=y
|
||||||
|
CONFIG_SOC_INTEL_COMMON_BLOCK_GPIO_DUAL_ROUTE_SUPPORT=y
|
||||||
|
CONFIG_SOC_INTEL_COMMON_BLOCK_GPMR=y
|
||||||
|
CONFIG_SOC_INTEL_COMMON_BLOCK_GRAPHICS=y
|
||||||
|
CONFIG_SOC_INTEL_GFX_HAVE_DDI_A_BIFURCATION=y
|
||||||
|
# CONFIG_SOC_INTEL_DISABLE_IGD is not set
|
||||||
|
CONFIG_SOC_INTEL_COMMON_BLOCK_GSPI=y
|
||||||
|
CONFIG_SOC_INTEL_COMMON_BLOCK_HDA=y
|
||||||
|
CONFIG_SOC_INTEL_COMMON_BLOCK_HDA_VERB=y
|
||||||
|
CONFIG_SOC_INTEL_COMMON_BLOCK_I2C=y
|
||||||
|
CONFIG_SOC_INTEL_COMMON_BLOCK_ITSS=y
|
||||||
|
CONFIG_SOC_INTEL_COMMON_BLOCK_LPC=y
|
||||||
|
CONFIG_SOC_INTEL_COMMON_BLOCK_LPC_MIRROR_TO_GPMR=y
|
||||||
|
CONFIG_SOC_INTEL_COMMON_BLOCK_LPSS=y
|
||||||
|
CONFIG_SOC_INTEL_COMMON_BLOCK_BASE_P2SB=y
|
||||||
|
CONFIG_SOC_INTEL_COMMON_BLOCK_PCIE=y
|
||||||
|
CONFIG_SOC_INTEL_COMMON_BLOCK_PCR=y
|
||||||
|
CONFIG_SOC_INTEL_COMMON_BLOCK_PMC=y
|
||||||
|
CONFIG_SOC_INTEL_COMMON_BLOCK_PMC_DISCOVERABLE=y
|
||||||
|
CONFIG_PMC_GLOBAL_RESET_ENABLE_LOCK=y
|
||||||
|
CONFIG_SOC_INTEL_COMMON_BLOCK_POWER_LIMIT=y
|
||||||
|
CONFIG_SOC_INTEL_COMMON_BLOCK_RTC=y
|
||||||
|
CONFIG_SOC_INTEL_COMMON_BLOCK_SATA=y
|
||||||
|
CONFIG_SOC_INTEL_COMMON_BLOCK_SCS=y
|
||||||
|
CONFIG_SOC_INTEL_COMMON_BLOCK_SGX=y
|
||||||
|
CONFIG_SOC_INTEL_COMMON_BLOCK_SGX_LOCK_MEMORY=y
|
||||||
|
CONFIG_SOC_INTEL_COMMON_BLOCK_SMBUS=y
|
||||||
|
CONFIG_SOC_INTEL_COMMON_BLOCK_TCO=y
|
||||||
|
CONFIG_SOC_INTEL_COMMON_BLOCK_TCO_ENABLE_THROUGH_SMBUS=y
|
||||||
|
CONFIG_SOC_INTEL_COMMON_BLOCK_SMM=y
|
||||||
|
CONFIG_SOC_INTEL_COMMON_BLOCK_SMM_IO_TRAP=y
|
||||||
|
# CONFIG_SOC_INTEL_COMMON_BLOCK_SMM_TCO_ENABLE is not set
|
||||||
|
CONFIG_SOC_INTEL_COMMON_BLOCK_SMM_S5_DELAY_MS=0
|
||||||
|
CONFIG_SOC_INTEL_COMMON_BLOCK_SPI=y
|
||||||
|
CONFIG_SOC_INTEL_COMMON_BLOCK_SA=y
|
||||||
|
CONFIG_SA_ENABLE_DPR=y
|
||||||
|
CONFIG_HAVE_CAPID_A_REGISTER=y
|
||||||
|
CONFIG_HAVE_BDSM_BGSM_REGISTER=y
|
||||||
|
CONFIG_SOC_INTEL_COMMON_BLOCK_THERMAL=y
|
||||||
|
CONFIG_SOC_INTEL_COMMON_BLOCK_THERMAL_PCI_DEV=y
|
||||||
|
CONFIG_SOC_INTEL_COMMON_BLOCK_TIMER=y
|
||||||
|
CONFIG_SOC_INTEL_COMMON_BLOCK_UART=y
|
||||||
|
CONFIG_SOC_INTEL_COMMON_BLOCK_XDCI=y
|
||||||
|
CONFIG_SOC_INTEL_COMMON_BLOCK_XHCI=y
|
||||||
|
CONFIG_SOC_INTEL_COMMON_BLOCK_XHCI_ELOG=y
|
||||||
|
|
||||||
|
#
|
||||||
|
# Intel SoC Common Code for features
|
||||||
|
#
|
||||||
|
CONFIG_SOC_INTEL_COMMON_FEATURE=y
|
||||||
|
CONFIG_SOC_INTEL_COMMON_FEATURE_GSPI_DEVFN=y
|
||||||
|
CONFIG_SOC_INTEL_COMMON_FEATURE_I2C_DEVFN=y
|
||||||
|
CONFIG_SOC_INTEL_COMMON_FEATURE_UART_DEVICES=y
|
||||||
|
|
||||||
|
#
|
||||||
|
# Intel SoC Common PCH Code
|
||||||
|
#
|
||||||
|
CONFIG_SOC_INTEL_COMMON_PCH_CLIENT=y
|
||||||
|
CONFIG_SOC_INTEL_COMMON_PCH_BASE=y
|
||||||
|
CONFIG_SOC_INTEL_COMMON_PCH_LOCKDOWN=y
|
||||||
|
CONFIG_PCH_SPECIFIC_BASE_OPTIONS=y
|
||||||
|
CONFIG_PCH_SPECIFIC_DISCRETE_OPTIONS=y
|
||||||
|
CONFIG_PCH_SPECIFIC_CLIENT_OPTIONS=y
|
||||||
|
|
||||||
|
#
|
||||||
|
# Intel SoC Common coreboot stages and non-IP blocks
|
||||||
|
#
|
||||||
|
CONFIG_SOC_INTEL_COMMON_BASECODE=y
|
||||||
|
CONFIG_SOC_INTEL_COMMON_RESET=y
|
||||||
|
CONFIG_SOC_INTEL_COMMON_ACPI_WAKE_SOURCE=y
|
||||||
|
CONFIG_PAVP=y
|
||||||
|
# CONFIG_MMA is not set
|
||||||
|
CONFIG_SOC_INTEL_COMMON_NHLT=y
|
||||||
|
# CONFIG_SOC_INTEL_DEBUG_CONSENT is not set
|
||||||
|
|
||||||
|
#
|
||||||
|
# CPU
|
||||||
|
#
|
||||||
|
CONFIG_CPU_INTEL_FIRMWARE_INTERFACE_TABLE=y
|
||||||
|
CONFIG_CPU_INTEL_COMMON=y
|
||||||
|
CONFIG_ENABLE_VMX=y
|
||||||
|
CONFIG_SET_IA32_FC_LOCK_BIT=y
|
||||||
|
CONFIG_SET_MSR_AESNI_LOCK_BIT=y
|
||||||
|
CONFIG_CPU_INTEL_COMMON_SMM=y
|
||||||
|
CONFIG_PARALLEL_MP=y
|
||||||
|
CONFIG_PARALLEL_MP_AP_WORK=y
|
||||||
|
CONFIG_XAPIC_ONLY=y
|
||||||
|
# CONFIG_X2APIC_ONLY is not set
|
||||||
|
# CONFIG_X2APIC_RUNTIME is not set
|
||||||
|
# CONFIG_X2APIC_LATE_WORKAROUND is not set
|
||||||
|
CONFIG_UDELAY_TSC=y
|
||||||
|
CONFIG_TSC_MONOTONIC_TIMER=y
|
||||||
|
CONFIG_TSC_SYNC_MFENCE=y
|
||||||
|
CONFIG_HAVE_SMI_HANDLER=y
|
||||||
|
CONFIG_SMM_TSEG=y
|
||||||
|
CONFIG_SMM_OPAL_S3_STATE_SMRAM_SIZE=0x0
|
||||||
|
CONFIG_SMM_PCI_RESOURCE_STORE_NUM_SLOTS=8
|
||||||
|
CONFIG_AP_STACK_SIZE=0x800
|
||||||
|
CONFIG_SMP=y
|
||||||
|
CONFIG_SSE=y
|
||||||
|
CONFIG_SSE2=y
|
||||||
|
CONFIG_SUPPORT_CPU_UCODE_IN_CBFS=y
|
||||||
|
CONFIG_USE_CPU_MICROCODE_CBFS_BINS=y
|
||||||
|
CONFIG_CPU_MICROCODE_CBFS_DEFAULT_BINS=y
|
||||||
|
# CONFIG_CPU_MICROCODE_CBFS_EXTERNAL_BINS is not set
|
||||||
|
# CONFIG_CPU_MICROCODE_CBFS_EXTERNAL_HEADER is not set
|
||||||
|
# CONFIG_CPU_MICROCODE_CBFS_NONE is not set
|
||||||
|
|
||||||
|
#
|
||||||
|
# Northbridge
|
||||||
|
#
|
||||||
|
|
||||||
|
#
|
||||||
|
# Southbridge
|
||||||
|
#
|
||||||
|
# CONFIG_PCIEXP_HOTPLUG is not set
|
||||||
|
CONFIG_INTEL_DESCRIPTOR_MODE_REQUIRED=y
|
||||||
|
CONFIG_PCIEXP_COMMON_CLOCK=y
|
||||||
|
CONFIG_SOUTHBRIDGE_INTEL_COMMON_SMBUS=y
|
||||||
|
CONFIG_INTEL_DESCRIPTOR_MODE_CAPABLE=y
|
||||||
|
# CONFIG_VALIDATE_INTEL_DESCRIPTOR is not set
|
||||||
|
CONFIG_FIXED_RCBA_MMIO_BASE=0xfed1c000
|
||||||
|
CONFIG_RCBA_LENGTH=0x4000
|
||||||
|
|
||||||
|
#
|
||||||
|
# Super I/O
|
||||||
|
#
|
||||||
|
CONFIG_SUPERIO_SMSC_SCH555x=y
|
||||||
|
|
||||||
|
#
|
||||||
|
# Embedded Controllers
|
||||||
|
#
|
||||||
|
|
||||||
|
#
|
||||||
|
# Intel Firmware
|
||||||
|
#
|
||||||
|
CONFIG_HAVE_ME_BIN=y
|
||||||
|
# CONFIG_STITCH_ME_BIN is not set
|
||||||
|
# CONFIG_CHECK_ME is not set
|
||||||
|
# CONFIG_ME_REGION_ALLOW_CPU_READ_ACCESS is not set
|
||||||
|
# CONFIG_USE_ME_CLEANER is not set
|
||||||
|
# CONFIG_DO_NOT_TOUCH_DESCRIPTOR_REGION is not set
|
||||||
|
# CONFIG_LOCK_MANAGEMENT_ENGINE is not set
|
||||||
|
CONFIG_UNLOCK_FLASH_REGIONS=y
|
||||||
|
CONFIG_ACPI_FNKEY_GEN_SCANCODE=0
|
||||||
|
CONFIG_UDK_BASE=y
|
||||||
|
CONFIG_UDK_2017_BINDING=y
|
||||||
|
CONFIG_UDK_2013_VERSION=2013
|
||||||
|
CONFIG_UDK_2017_VERSION=2017
|
||||||
|
CONFIG_UDK_202005_VERSION=202005
|
||||||
|
CONFIG_UDK_202111_VERSION=202111
|
||||||
|
CONFIG_UDK_202302_VERSION=202302
|
||||||
|
CONFIG_UDK_202305_VERSION=202305
|
||||||
|
CONFIG_UDK_VERSION=2017
|
||||||
|
CONFIG_ARCH_X86=y
|
||||||
|
CONFIG_ARCH_BOOTBLOCK_X86_32=y
|
||||||
|
CONFIG_ARCH_VERSTAGE_X86_32=y
|
||||||
|
CONFIG_ARCH_ROMSTAGE_X86_32=y
|
||||||
|
CONFIG_ARCH_POSTCAR_X86_32=y
|
||||||
|
CONFIG_ARCH_RAMSTAGE_X86_32=y
|
||||||
|
CONFIG_ARCH_SMM_X86_32=y
|
||||||
|
CONFIG_ARCH_ALL_STAGES_X86_32=y
|
||||||
|
CONFIG_RESERVED_PHYSICAL_ADDRESS_BITS_SUPPORT=y
|
||||||
|
CONFIG_X86_TOP4G_BOOTMEDIA_MAP=y
|
||||||
|
CONFIG_POSTRAM_CBFS_CACHE_IN_BSS=y
|
||||||
|
CONFIG_PC80_SYSTEM=y
|
||||||
|
CONFIG_HAVE_CMOS_DEFAULT=y
|
||||||
|
CONFIG_POSTCAR_STAGE=y
|
||||||
|
CONFIG_BOOTBLOCK_SIMPLE=y
|
||||||
|
# CONFIG_BOOTBLOCK_NORMAL is not set
|
||||||
|
CONFIG_COLLECT_TIMESTAMPS_TSC=y
|
||||||
|
CONFIG_HAVE_CF9_RESET=y
|
||||||
|
CONFIG_DEBUG_HW_BREAKPOINTS=y
|
||||||
|
CONFIG_DEBUG_NULL_DEREF_BREAKPOINTS=y
|
||||||
|
# CONFIG_DUMP_SMBIOS_TYPE17 is not set
|
||||||
|
CONFIG_X86_BOOTBLOCK_EXTRA_PROGRAM_SZ=0
|
||||||
|
CONFIG_DEFAULT_EBDA_LOWMEM=0x100000
|
||||||
|
CONFIG_DEFAULT_EBDA_SEGMENT=0xF600
|
||||||
|
CONFIG_DEFAULT_EBDA_SIZE=0x400
|
||||||
|
CONFIG_IOAPIC=y
|
||||||
|
# end of Chipset
|
||||||
|
|
||||||
|
#
|
||||||
|
# Devices
|
||||||
|
#
|
||||||
|
CONFIG_HAVE_VGA_TEXT_FRAMEBUFFER=y
|
||||||
|
CONFIG_HAVE_LINEAR_FRAMEBUFFER=y
|
||||||
|
CONFIG_HAVE_FSP_GOP=y
|
||||||
|
CONFIG_MAINBOARD_HAS_LIBGFXINIT=y
|
||||||
|
CONFIG_MAINBOARD_USE_LIBGFXINIT=y
|
||||||
|
# CONFIG_VGA_ROM_RUN is not set
|
||||||
|
# CONFIG_RUN_FSP_GOP is not set
|
||||||
|
# CONFIG_NO_GFX_INIT is not set
|
||||||
|
CONFIG_NO_EARLY_GFX_INIT=y
|
||||||
|
|
||||||
|
#
|
||||||
|
# Display
|
||||||
|
#
|
||||||
|
# CONFIG_VGA_TEXT_FRAMEBUFFER is not set
|
||||||
|
CONFIG_GENERIC_LINEAR_FRAMEBUFFER=y
|
||||||
|
CONFIG_LINEAR_FRAMEBUFFER=y
|
||||||
|
# CONFIG_BOOTSPLASH is not set
|
||||||
|
CONFIG_DEFAULT_SCREEN_ROTATION_NONE=y
|
||||||
|
# CONFIG_DEFAULT_SCREEN_ROTATION_90 is not set
|
||||||
|
# CONFIG_DEFAULT_SCREEN_ROTATION_180 is not set
|
||||||
|
# CONFIG_DEFAULT_SCREEN_ROTATION_270 is not set
|
||||||
|
CONFIG_DEFAULT_SCREEN_ROTATION_INT=0
|
||||||
|
# end of Display
|
||||||
|
|
||||||
|
CONFIG_PCI=y
|
||||||
|
CONFIG_ECAM_MMCONF_SUPPORT=y
|
||||||
|
CONFIG_PCIX_PLUGIN_SUPPORT=y
|
||||||
|
CONFIG_AZALIA_HDA_CODEC_SUPPORT=y
|
||||||
|
CONFIG_AZALIA_USE_LEGACY_VERB_TABLE=y
|
||||||
|
CONFIG_PCIEXP_PLUGIN_SUPPORT=y
|
||||||
|
CONFIG_ECAM_MMCONF_LENGTH=0x10000000
|
||||||
|
CONFIG_PCI_ALLOW_BUS_MASTER=y
|
||||||
|
CONFIG_PCI_SET_BUS_MASTER_PCI_BRIDGES=y
|
||||||
|
CONFIG_PCI_ALLOW_BUS_MASTER_ANY_DEVICE=y
|
||||||
|
# CONFIG_PCIEXP_SUPPORT_RESIZABLE_BARS is not set
|
||||||
|
# CONFIG_PCIEXP_LANE_ERR_STAT_CLEAR is not set
|
||||||
|
# CONFIG_EARLY_PCI_BRIDGE is not set
|
||||||
|
CONFIG_SUBSYSTEM_VENDOR_ID=0x0000
|
||||||
|
CONFIG_SUBSYSTEM_DEVICE_ID=0x0000
|
||||||
|
CONFIG_INTEL_GMA_HAVE_VBT=y
|
||||||
|
CONFIG_INTEL_GMA_ADD_VBT=y
|
||||||
|
# CONFIG_SOFTWARE_I2C is not set
|
||||||
|
CONFIG_I2C_TRANSFER_TIMEOUT_US=500000
|
||||||
|
CONFIG_RESOURCE_ALLOCATION_TOP_DOWN=y
|
||||||
|
CONFIG_DRAM_SUPPORT_DDR4=y
|
||||||
|
CONFIG_DRAM_SUPPORT_DDR3=y
|
||||||
|
# end of Devices
|
||||||
|
|
||||||
|
#
|
||||||
|
# Generic Drivers
|
||||||
|
#
|
||||||
|
CONFIG_CRB_TPM_BASE_ADDRESS=0xfed40000
|
||||||
|
# CONFIG_DRIVERS_EFI_VARIABLE_STORE is not set
|
||||||
|
# CONFIG_ELOG is not set
|
||||||
|
# CONFIG_DRIVERS_HWID_DMI is not set
|
||||||
|
CONFIG_CACHE_MRC_SETTINGS=y
|
||||||
|
CONFIG_MRC_SETTINGS_PROTECT=y
|
||||||
|
# CONFIG_DRIVERS_OPTION_CFR is not set
|
||||||
|
# CONFIG_SMMSTORE is not set
|
||||||
|
CONFIG_SPI_FLASH=y
|
||||||
|
CONFIG_BOOT_DEVICE_SPI_FLASH_RW_NOMMAP=y
|
||||||
|
CONFIG_BOOT_DEVICE_SPI_FLASH_RW_NOMMAP_EARLY=y
|
||||||
|
# CONFIG_SPI_FLASH_NO_FAST_READ is not set
|
||||||
|
CONFIG_DRIVERS_UART=y
|
||||||
|
# CONFIG_DRIVERS_UART_OXPCIE is not set
|
||||||
|
# CONFIG_VPD is not set
|
||||||
|
# CONFIG_DRIVERS_EMULATION_QEMU_FW_CFG is not set
|
||||||
|
# CONFIG_DRIVERS_GENERIC_CBFS_SERIAL is not set
|
||||||
|
# CONFIG_DRIVERS_GENERIC_CBFS_UUID is not set
|
||||||
|
# CONFIG_DRIVERS_GENESYSLOGIC_GL9750 is not set
|
||||||
|
# CONFIG_DRIVERS_GENESYSLOGIC_GL9755 is not set
|
||||||
|
# CONFIG_DRIVERS_GENESYSLOGIC_GL9763E is not set
|
||||||
|
CONFIG_DRIVERS_I2C_DESIGNWARE=y
|
||||||
|
# CONFIG_DRIVERS_I2C_MAX98396 is not set
|
||||||
|
# CONFIG_FSP_USE_REPO is not set
|
||||||
|
# CONFIG_DISPLAY_HOBS is not set
|
||||||
|
# CONFIG_DISPLAY_UPD_DATA is not set
|
||||||
|
CONFIG_PLATFORM_USES_FSP2_0=y
|
||||||
|
CONFIG_PLATFORM_USES_FSP2_X86_32=y
|
||||||
|
CONFIG_HAVE_INTEL_FSP_REPO=y
|
||||||
|
CONFIG_ADD_FSP_BINARIES=y
|
||||||
|
CONFIG_FSP_S_CBFS="fsps.bin"
|
||||||
|
CONFIG_FSP_M_CBFS="fspm.bin"
|
||||||
|
# CONFIG_FSP_FULL_FD is not set
|
||||||
|
CONFIG_FSP_T_RESERVED_SIZE=0x0
|
||||||
|
CONFIG_FSP_M_XIP=y
|
||||||
|
CONFIG_SOC_INTEL_COMMON_FSP_RESET=y
|
||||||
|
CONFIG_USE_FSP_NOTIFY_PHASE_POST_PCI_ENUM=y
|
||||||
|
CONFIG_USE_FSP_NOTIFY_PHASE_READY_TO_BOOT=y
|
||||||
|
CONFIG_USE_FSP_NOTIFY_PHASE_END_OF_FIRMWARE=y
|
||||||
|
# CONFIG_DISPLAY_FSP_TIMESTAMPS is not set
|
||||||
|
# CONFIG_BUILDING_WITH_DEBUG_FSP is not set
|
||||||
|
CONFIG_FSP_VGA_MODE12_BPP=0x0
|
||||||
|
CONFIG_INTEL_GMA_ACPI=y
|
||||||
|
CONFIG_VBT_CBFS_COMPRESSION_LZMA=y
|
||||||
|
# CONFIG_VBT_CBFS_COMPRESSION_LZ4 is not set
|
||||||
|
# CONFIG_VBT_CBFS_COMPRESSION_NONE is not set
|
||||||
|
CONFIG_VBT_CBFS_COMPRESSION_ALGORITHM="lzma"
|
||||||
|
CONFIG_GFX_GMA=y
|
||||||
|
CONFIG_GFX_GMA_DYN_CPU=y
|
||||||
|
CONFIG_GFX_GMA_GENERATION="Skylake"
|
||||||
|
CONFIG_GFX_GMA_PCH="Sunrise_Point"
|
||||||
|
CONFIG_GFX_GMA_PANEL_2_PORT="Disabled"
|
||||||
|
CONFIG_GFX_GMA_ANALOG_I2C_PORT="PCH_DAC"
|
||||||
|
CONFIG_DRIVERS_INTEL_OC_MAILBOX=y
|
||||||
|
# CONFIG_DRIVERS_NXP_UWB_SR1XX is not set
|
||||||
|
# CONFIG_DRIVERS_PS2_KEYBOARD is not set
|
||||||
|
CONFIG_DRIVERS_MC146818=y
|
||||||
|
CONFIG_USE_PC_CMOS_ALTCENTURY=y
|
||||||
|
CONFIG_PC_CMOS_BASE_PORT_BANK0=0x70
|
||||||
|
# CONFIG_DRIVERS_SIL_3114 is not set
|
||||||
|
CONFIG_DRIVERS_USB_ACPI=y
|
||||||
|
CONFIG_DRIVERS_WIFI_GENERIC=y
|
||||||
|
CONFIG_DRIVERS_MTK_WIFI=y
|
||||||
|
# end of Generic Drivers
|
||||||
|
|
||||||
|
#
|
||||||
|
# Security
|
||||||
|
#
|
||||||
|
|
||||||
|
#
|
||||||
|
# CBFS verification
|
||||||
|
#
|
||||||
|
# CONFIG_CBFS_VERIFICATION is not set
|
||||||
|
# end of CBFS verification
|
||||||
|
|
||||||
|
#
|
||||||
|
# Verified Boot (vboot)
|
||||||
|
#
|
||||||
|
# end of Verified Boot (vboot)
|
||||||
|
|
||||||
|
#
|
||||||
|
# Trusted Platform Module
|
||||||
|
#
|
||||||
|
CONFIG_NO_TPM=y
|
||||||
|
CONFIG_PCR_BOOT_MODE=1
|
||||||
|
CONFIG_PCR_HWID=1
|
||||||
|
CONFIG_PCR_SRTM=2
|
||||||
|
CONFIG_PCR_FW_VER=10
|
||||||
|
CONFIG_PCR_RUNTIME_DATA=3
|
||||||
|
# end of Trusted Platform Module
|
||||||
|
|
||||||
|
#
|
||||||
|
# TCG storage
|
||||||
|
#
|
||||||
|
# end of TCG storage
|
||||||
|
|
||||||
|
#
|
||||||
|
# Memory initialization
|
||||||
|
#
|
||||||
|
CONFIG_PLATFORM_HAS_DRAM_CLEAR=y
|
||||||
|
# CONFIG_SECURITY_CLEAR_DRAM_ON_REGULAR_BOOT is not set
|
||||||
|
# end of Memory initialization
|
||||||
|
|
||||||
|
# CONFIG_STM is not set
|
||||||
|
# CONFIG_INTEL_CBNT_SUPPORT is not set
|
||||||
|
CONFIG_BOOTMEDIA_LOCK_NONE=y
|
||||||
|
# CONFIG_BOOTMEDIA_LOCK_CONTROLLER is not set
|
||||||
|
# CONFIG_BOOTMEDIA_LOCK_CHIP is not set
|
||||||
|
# end of Security
|
||||||
|
|
||||||
|
CONFIG_ACPI_HAVE_PCAT_8259=y
|
||||||
|
CONFIG_ACPI_INTEL_HARDWARE_SLEEP_VALUES=y
|
||||||
|
CONFIG_ACPI_SOC_NVS=y
|
||||||
|
CONFIG_ACPI_CUSTOM_MADT=y
|
||||||
|
CONFIG_ACPI_NO_CUSTOM_MADT=y
|
||||||
|
CONFIG_ACPI_COMMON_MADT_LAPIC=y
|
||||||
|
CONFIG_ACPI_COMMON_MADT_IOAPIC=y
|
||||||
|
CONFIG_HAVE_ACPI_TABLES=y
|
||||||
|
CONFIG_ACPI_LPIT=y
|
||||||
|
CONFIG_BOOT_DEVICE_SPI_FLASH=y
|
||||||
|
CONFIG_BOOT_DEVICE_MEMORY_MAPPED=y
|
||||||
|
CONFIG_BOOT_DEVICE_SUPPORTS_WRITES=y
|
||||||
|
CONFIG_RTC=y
|
||||||
|
|
||||||
|
#
|
||||||
|
# Console
|
||||||
|
#
|
||||||
|
CONFIG_BOOTBLOCK_CONSOLE=y
|
||||||
|
CONFIG_POSTCAR_CONSOLE=y
|
||||||
|
CONFIG_SQUELCH_EARLY_SMP=y
|
||||||
|
|
||||||
|
#
|
||||||
|
# I/O mapped, 8250-compatible
|
||||||
|
#
|
||||||
|
CONFIG_TTYS0_BASE=0x3f8
|
||||||
|
|
||||||
|
#
|
||||||
|
# Serial port base address = 0x3f8
|
||||||
|
#
|
||||||
|
# CONFIG_CONSOLE_SERIAL_921600 is not set
|
||||||
|
# CONFIG_CONSOLE_SERIAL_460800 is not set
|
||||||
|
# CONFIG_CONSOLE_SERIAL_230400 is not set
|
||||||
|
CONFIG_CONSOLE_SERIAL_115200=y
|
||||||
|
# CONFIG_CONSOLE_SERIAL_57600 is not set
|
||||||
|
# CONFIG_CONSOLE_SERIAL_38400 is not set
|
||||||
|
# CONFIG_CONSOLE_SERIAL_19200 is not set
|
||||||
|
# CONFIG_CONSOLE_SERIAL_9600 is not set
|
||||||
|
CONFIG_TTYS0_LCS=3
|
||||||
|
# CONFIG_SPKMODEM is not set
|
||||||
|
# CONFIG_CONSOLE_NE2K is not set
|
||||||
|
CONFIG_CONSOLE_CBMEM=y
|
||||||
|
# CONFIG_CONSOLE_SPI_FLASH is not set
|
||||||
|
# CONFIG_CONSOLE_I2C_SMBUS is not set
|
||||||
|
# CONFIG_DEFAULT_CONSOLE_LOGLEVEL_8 is not set
|
||||||
|
CONFIG_DEFAULT_CONSOLE_LOGLEVEL_7=y
|
||||||
|
# CONFIG_DEFAULT_CONSOLE_LOGLEVEL_6 is not set
|
||||||
|
# CONFIG_DEFAULT_CONSOLE_LOGLEVEL_5 is not set
|
||||||
|
# CONFIG_DEFAULT_CONSOLE_LOGLEVEL_4 is not set
|
||||||
|
# CONFIG_DEFAULT_CONSOLE_LOGLEVEL_3 is not set
|
||||||
|
# CONFIG_DEFAULT_CONSOLE_LOGLEVEL_2 is not set
|
||||||
|
# CONFIG_DEFAULT_CONSOLE_LOGLEVEL_1 is not set
|
||||||
|
# CONFIG_DEFAULT_CONSOLE_LOGLEVEL_0 is not set
|
||||||
|
CONFIG_DEFAULT_CONSOLE_LOGLEVEL=7
|
||||||
|
CONFIG_CONSOLE_USE_LOGLEVEL_PREFIX=y
|
||||||
|
CONFIG_CONSOLE_USE_ANSI_ESCAPES=y
|
||||||
|
# CONFIG_CMOS_POST is not set
|
||||||
|
CONFIG_POST_DEVICE_NONE=y
|
||||||
|
# CONFIG_POST_DEVICE_LPC is not set
|
||||||
|
# CONFIG_POST_DEVICE_PCI_PCIE is not set
|
||||||
|
CONFIG_POST_IO_PORT=0x80
|
||||||
|
CONFIG_HWBASE_DEBUG_CB=y
|
||||||
|
# end of Console
|
||||||
|
|
||||||
|
CONFIG_ACPI_S1_NOT_SUPPORTED=y
|
||||||
|
CONFIG_HAVE_ACPI_RESUME=y
|
||||||
|
CONFIG_RESUME_PATH_SAME_AS_BOOT=y
|
||||||
|
CONFIG_HAVE_MONOTONIC_TIMER=y
|
||||||
|
CONFIG_HAVE_OPTION_TABLE=y
|
||||||
|
CONFIG_ACPI_NHLT=y
|
||||||
|
|
||||||
|
#
|
||||||
|
# System tables
|
||||||
|
#
|
||||||
|
CONFIG_GENERATE_SMBIOS_TABLES=y
|
||||||
|
CONFIG_BIOS_VENDOR="coreboot"
|
||||||
|
CONFIG_MAINBOARD_SERIAL_NUMBER="123456789"
|
||||||
|
# end of System tables
|
||||||
|
|
||||||
|
#
|
||||||
|
# Payload
|
||||||
|
#
|
||||||
|
CONFIG_PAYLOAD_NONE=y
|
||||||
|
# end of Payload
|
||||||
|
|
||||||
|
#
|
||||||
|
# Debugging
|
||||||
|
#
|
||||||
|
|
||||||
|
#
|
||||||
|
# CPU Debug Settings
|
||||||
|
#
|
||||||
|
# CONFIG_DISPLAY_MTRRS is not set
|
||||||
|
|
||||||
|
#
|
||||||
|
# Vendorcode Debug Settings
|
||||||
|
#
|
||||||
|
|
||||||
|
#
|
||||||
|
# BLOB Debug Settings
|
||||||
|
#
|
||||||
|
# CONFIG_DISPLAY_FSP_CALLS_AND_STATUS is not set
|
||||||
|
# CONFIG_DISPLAY_FSP_HEADER is not set
|
||||||
|
# CONFIG_VERIFY_HOBS is not set
|
||||||
|
# CONFIG_DISPLAY_FSP_VERSION_INFO is not set
|
||||||
|
CONFIG_HAVE_GPIO_SNAPSHOT_VERIFY_SUPPORT=y
|
||||||
|
# CONFIG_CHECK_GPIO_CONFIG_CHANGES is not set
|
||||||
|
|
||||||
|
#
|
||||||
|
# General Debug Settings
|
||||||
|
#
|
||||||
|
# CONFIG_GDB_STUB is not set
|
||||||
|
CONFIG_HAVE_DEBUG_GPIO=y
|
||||||
|
# CONFIG_DEBUG_GPIO is not set
|
||||||
|
# CONFIG_DEBUG_CBFS is not set
|
||||||
|
CONFIG_HAVE_DEBUG_SMBUS=y
|
||||||
|
# CONFIG_DEBUG_SMBUS is not set
|
||||||
|
# CONFIG_DEBUG_MALLOC is not set
|
||||||
|
# CONFIG_DEBUG_CONSOLE_INIT is not set
|
||||||
|
# CONFIG_DEBUG_SPI_FLASH is not set
|
||||||
|
# CONFIG_DEBUG_BOOT_STATE is not set
|
||||||
|
# CONFIG_DEBUG_ADA_CODE is not set
|
||||||
|
CONFIG_HAVE_EM100_SUPPORT=y
|
||||||
|
# CONFIG_EM100 is not set
|
||||||
|
# CONFIG_DEBUG_ACPICA_COMPATIBLE is not set
|
||||||
|
# end of Debugging
|
||||||
|
|
||||||
|
CONFIG_RAMSTAGE_ADA=y
|
||||||
|
CONFIG_RAMSTAGE_LIBHWBASE=y
|
||||||
|
CONFIG_HWBASE_DYNAMIC_MMIO=y
|
||||||
|
CONFIG_HWBASE_DEFAULT_MMCONF=0xe0000000
|
||||||
|
CONFIG_HWBASE_DIRECT_PCIDEV=y
|
||||||
|
CONFIG_DECOMPRESS_OFAST=y
|
||||||
|
|
||||||
|
#
|
||||||
|
# Boot Logo Configuration
|
||||||
|
#
|
||||||
|
# CONFIG_BMP_LOGO is not set
|
||||||
|
CONFIG_PLATFORM_POST_RENDER_DELAY_SEC=5
|
||||||
|
# CONFIG_PLATFORM_HAS_SECONDARY_BOOT_INDICATOR_LOGO is not set
|
||||||
|
# CONFIG_FRAMEBUFFER_SPLASH_TEXT is not set
|
||||||
|
# end of Boot Logo Configuration
|
||||||
|
|
||||||
|
CONFIG_MAX_REBOOT_CNT=3
|
||||||
|
CONFIG_RELOCATABLE_MODULES=y
|
||||||
|
CONFIG_GENERIC_GPIO_LIB=y
|
||||||
|
CONFIG_HAVE_BOOTBLOCK=y
|
||||||
|
CONFIG_HAVE_ROMSTAGE=y
|
||||||
|
CONFIG_HAVE_RAMSTAGE=y
|
||||||
@@ -0,0 +1,842 @@
|
|||||||
|
#
|
||||||
|
# Automatically generated file; DO NOT EDIT.
|
||||||
|
# coreboot configuration
|
||||||
|
#
|
||||||
|
|
||||||
|
#
|
||||||
|
# General setup
|
||||||
|
#
|
||||||
|
CONFIG_LOCALVERSION=""
|
||||||
|
CONFIG_CBFS_PREFIX="fallback"
|
||||||
|
CONFIG_COMPILER_GCC=y
|
||||||
|
# CONFIG_COMPILER_LLVM_CLANG is not set
|
||||||
|
# CONFIG_ANY_TOOLCHAIN is not set
|
||||||
|
# CONFIG_CCACHE is not set
|
||||||
|
# CONFIG_LTO is not set
|
||||||
|
# CONFIG_IWYU is not set
|
||||||
|
# CONFIG_FMD_GENPARSER is not set
|
||||||
|
# CONFIG_UTIL_GENPARSER is not set
|
||||||
|
CONFIG_OPTION_BACKEND_NONE=y
|
||||||
|
# CONFIG_USE_OPTION_TABLE is not set
|
||||||
|
# CONFIG_USE_CBFS_FILE_OPTION_BACKEND is not set
|
||||||
|
CONFIG_COMPRESS_RAMSTAGE_LZMA=y
|
||||||
|
# CONFIG_COMPRESS_RAMSTAGE_LZ4 is not set
|
||||||
|
# CONFIG_COMPRESS_RAMSTAGE_ZSTD is not set
|
||||||
|
CONFIG_SEPARATE_ROMSTAGE=y
|
||||||
|
CONFIG_INCLUDE_CONFIG_FILE=y
|
||||||
|
CONFIG_COLLECT_TIMESTAMPS=y
|
||||||
|
# CONFIG_TIMESTAMPS_ON_CONSOLE is not set
|
||||||
|
CONFIG_USE_BLOBS=y
|
||||||
|
# CONFIG_USE_AMD_BLOBS is not set
|
||||||
|
# CONFIG_USE_QC_BLOBS is not set
|
||||||
|
# CONFIG_COVERAGE is not set
|
||||||
|
# CONFIG_UBSAN is not set
|
||||||
|
CONFIG_HAVE_ASAN_IN_RAMSTAGE=y
|
||||||
|
# CONFIG_ASAN is not set
|
||||||
|
# CONFIG_NO_STAGE_CACHE is not set
|
||||||
|
CONFIG_TSEG_STAGE_CACHE=y
|
||||||
|
# CONFIG_UPDATE_IMAGE is not set
|
||||||
|
# CONFIG_BOOTSPLASH_IMAGE is not set
|
||||||
|
|
||||||
|
#
|
||||||
|
# Software Bill Of Materials (SBOM)
|
||||||
|
#
|
||||||
|
# CONFIG_SBOM is not set
|
||||||
|
# end of Software Bill Of Materials (SBOM)
|
||||||
|
# end of General setup
|
||||||
|
|
||||||
|
#
|
||||||
|
# Mainboard
|
||||||
|
#
|
||||||
|
|
||||||
|
#
|
||||||
|
# Important: Run 'make distclean' before switching boards
|
||||||
|
#
|
||||||
|
# CONFIG_VENDOR_51NB is not set
|
||||||
|
# CONFIG_VENDOR_ACER is not set
|
||||||
|
# CONFIG_VENDOR_AMD is not set
|
||||||
|
# CONFIG_VENDOR_AOOSTAR is not set
|
||||||
|
# CONFIG_VENDOR_AOPEN is not set
|
||||||
|
# CONFIG_VENDOR_APPLE is not set
|
||||||
|
# CONFIG_VENDOR_ARM is not set
|
||||||
|
# CONFIG_VENDOR_ASROCK is not set
|
||||||
|
# CONFIG_VENDOR_ASUS is not set
|
||||||
|
# CONFIG_VENDOR_BIOSTAR is not set
|
||||||
|
# CONFIG_VENDOR_BOSTENTECH is not set
|
||||||
|
# CONFIG_VENDOR_BYTEDANCE is not set
|
||||||
|
# CONFIG_VENDOR_CAVIUM is not set
|
||||||
|
# CONFIG_VENDOR_CLEVO is not set
|
||||||
|
# CONFIG_VENDOR_COMPULAB is not set
|
||||||
|
# CONFIG_VENDOR_CWWK is not set
|
||||||
|
CONFIG_VENDOR_DELL=y
|
||||||
|
# CONFIG_VENDOR_EMULATION is not set
|
||||||
|
# CONFIG_VENDOR_ERYING is not set
|
||||||
|
# CONFIG_VENDOR_EXAMPLE is not set
|
||||||
|
# CONFIG_VENDOR_FACEBOOK is not set
|
||||||
|
# CONFIG_VENDOR_FOXCONN is not set
|
||||||
|
# CONFIG_VENDOR_FRAMEWORK is not set
|
||||||
|
# CONFIG_VENDOR_GETAC is not set
|
||||||
|
# CONFIG_VENDOR_GIGABYTE is not set
|
||||||
|
# CONFIG_VENDOR_GOOGLE is not set
|
||||||
|
# CONFIG_VENDOR_HARDKERNEL is not set
|
||||||
|
# CONFIG_VENDOR_HP is not set
|
||||||
|
# CONFIG_VENDOR_IBASE is not set
|
||||||
|
# CONFIG_VENDOR_IBM is not set
|
||||||
|
# CONFIG_VENDOR_INTEL is not set
|
||||||
|
# CONFIG_VENDOR_INVENTEC is not set
|
||||||
|
# CONFIG_VENDOR_KONTRON is not set
|
||||||
|
# CONFIG_VENDOR_LATTEPANDA is not set
|
||||||
|
# CONFIG_VENDOR_LENOVO is not set
|
||||||
|
# CONFIG_VENDOR_LIBRETREND is not set
|
||||||
|
# CONFIG_VENDOR_MITAC_COMPUTING is not set
|
||||||
|
# CONFIG_VENDOR_MSI is not set
|
||||||
|
# CONFIG_VENDOR_NOVACUSTOM is not set
|
||||||
|
# CONFIG_VENDOR_OCP is not set
|
||||||
|
# CONFIG_VENDOR_OPENCELLULAR is not set
|
||||||
|
# CONFIG_VENDOR_PACKARDBELL is not set
|
||||||
|
# CONFIG_VENDOR_PCENGINES is not set
|
||||||
|
# CONFIG_VENDOR_PINE64 is not set
|
||||||
|
# CONFIG_VENDOR_PORTWELL is not set
|
||||||
|
# CONFIG_VENDOR_PRODRIVE is not set
|
||||||
|
# CONFIG_VENDOR_PROTECTLI is not set
|
||||||
|
# CONFIG_VENDOR_PURISM is not set
|
||||||
|
# CONFIG_VENDOR_QOTOM is not set
|
||||||
|
# CONFIG_VENDOR_RAPTOR_CS is not set
|
||||||
|
# CONFIG_VENDOR_RAZER is not set
|
||||||
|
# CONFIG_VENDOR_RODA is not set
|
||||||
|
# CONFIG_VENDOR_SAMSUNG is not set
|
||||||
|
# CONFIG_VENDOR_SAPPHIRE is not set
|
||||||
|
# CONFIG_VENDOR_SIEMENS is not set
|
||||||
|
# CONFIG_VENDOR_SIFIVE is not set
|
||||||
|
# CONFIG_VENDOR_STARLABS is not set
|
||||||
|
# CONFIG_VENDOR_SUPERMICRO is not set
|
||||||
|
# CONFIG_VENDOR_SYSTEM76 is not set
|
||||||
|
# CONFIG_VENDOR_TI is not set
|
||||||
|
# CONFIG_VENDOR_TOPTON is not set
|
||||||
|
# CONFIG_VENDOR_UP is not set
|
||||||
|
# CONFIG_VENDOR_VIA is not set
|
||||||
|
CONFIG_BOARD_SPECIFIC_OPTIONS=y
|
||||||
|
CONFIG_MAINBOARD_PART_NUMBER="OptiPlex 3040 Micro"
|
||||||
|
CONFIG_MAINBOARD_VERSION="1.0"
|
||||||
|
CONFIG_MAINBOARD_DIR="dell/optiplex_3040"
|
||||||
|
CONFIG_VGA_BIOS_ID="8086,0406"
|
||||||
|
CONFIG_DIMM_MAX=4
|
||||||
|
CONFIG_DIMM_SPD_SIZE=256
|
||||||
|
CONFIG_FMDFILE=""
|
||||||
|
# CONFIG_NO_POST is not set
|
||||||
|
CONFIG_MAINBOARD_VENDOR="Dell Inc."
|
||||||
|
CONFIG_CBFS_SIZE=0xEEE000
|
||||||
|
CONFIG_CONSOLE_SERIAL=y
|
||||||
|
CONFIG_MAX_CPUS=8
|
||||||
|
# CONFIG_ONBOARD_VGA_IS_PRIMARY is not set
|
||||||
|
CONFIG_POST_DEVICE=y
|
||||||
|
CONFIG_POST_IO=y
|
||||||
|
CONFIG_UART_FOR_CONSOLE=0
|
||||||
|
CONFIG_OVERRIDE_DEVICETREE=""
|
||||||
|
CONFIG_DEVICETREE="devicetree.cb"
|
||||||
|
# CONFIG_VBOOT is not set
|
||||||
|
# CONFIG_VGA_BIOS is not set
|
||||||
|
CONFIG_PCIEXP_ASPM=y
|
||||||
|
CONFIG_PCIEXP_L1_SUB_STATE=y
|
||||||
|
CONFIG_PCIEXP_CLK_PM=y
|
||||||
|
CONFIG_MAINBOARD_SMBIOS_MANUFACTURER="Dell Inc."
|
||||||
|
CONFIG_ECAM_MMCONF_BASE_ADDRESS=0xe0000000
|
||||||
|
CONFIG_ECAM_MMCONF_BUS_NUMBER=256
|
||||||
|
CONFIG_MEMLAYOUT_LD_FILE="src/arch/x86/memlayout.ld"
|
||||||
|
# CONFIG_FATAL_ASSERTS is not set
|
||||||
|
CONFIG_INTEL_GMA_VBT_FILE="src/mainboard/$(MAINBOARDDIR)/data.vbt"
|
||||||
|
# CONFIG_DISABLE_HECI1_AT_PRE_BOOT is not set
|
||||||
|
CONFIG_PRERAM_CBMEM_CONSOLE_SIZE=0xc00
|
||||||
|
CONFIG_MAINBOARD_SMBIOS_PRODUCT_NAME="OptiPlex 3040 Micro"
|
||||||
|
# CONFIG_CONSOLE_POST is not set
|
||||||
|
CONFIG_FSP_FD_PATH="3rdparty/fsp/KabylakeFspBinPkg/Fsp.fd"
|
||||||
|
CONFIG_MAX_SOCKET=1
|
||||||
|
CONFIG_CMOS_DEFAULT_FILE="src/mainboard/$(MAINBOARDDIR)/cmos.default"
|
||||||
|
CONFIG_CMOS_LAYOUT_FILE="src/mainboard/$(MAINBOARDDIR)/cmos.layout"
|
||||||
|
CONFIG_USE_PM_ACPI_TIMER=y
|
||||||
|
CONFIG_BOOT_DEVICE_SPI_FLASH_BUS=0
|
||||||
|
# CONFIG_BOARD_DELL_E4300 is not set
|
||||||
|
# CONFIG_BOARD_DELL_E6400 is not set
|
||||||
|
# CONFIG_BOARD_DELL_LATITUDE_E7240 is not set
|
||||||
|
CONFIG_BOARD_DELL_OPTIPLEX_3040=y
|
||||||
|
# CONFIG_BOARD_DELL_OPTIPLEX_780_MT is not set
|
||||||
|
# CONFIG_BOARD_DELL_OPTIPLEX_780_USFF is not set
|
||||||
|
# CONFIG_BOARD_DELL_OPTIPLEX_9020_SFF is not set
|
||||||
|
# CONFIG_BOARD_DELL_OPTIPLEX_9020_MT is not set
|
||||||
|
# CONFIG_BOARD_DELL_OPTIPLEX_3050 is not set
|
||||||
|
# CONFIG_BOARD_DELL_LATITUDE_E5420 is not set
|
||||||
|
# CONFIG_BOARD_DELL_LATITUDE_E5520 is not set
|
||||||
|
# CONFIG_BOARD_DELL_LATITUDE_E6220 is not set
|
||||||
|
# CONFIG_BOARD_DELL_LATITUDE_E6320 is not set
|
||||||
|
# CONFIG_BOARD_DELL_LATITUDE_E6420 is not set
|
||||||
|
# CONFIG_BOARD_DELL_LATITUDE_E6520 is not set
|
||||||
|
# CONFIG_BOARD_DELL_LATITUDE_E5530 is not set
|
||||||
|
# CONFIG_BOARD_DELL_LATITUDE_E6230 is not set
|
||||||
|
# CONFIG_BOARD_DELL_LATITUDE_E6330 is not set
|
||||||
|
# CONFIG_BOARD_DELL_LATITUDE_E6430 is not set
|
||||||
|
# CONFIG_BOARD_DELL_LATITUDE_E6530 is not set
|
||||||
|
# CONFIG_BOARD_DELL_OPTIPLEX_9010 is not set
|
||||||
|
# CONFIG_BOARD_DELL_PRECISION_T1650 is not set
|
||||||
|
# CONFIG_BOARD_DELL_XPS_8300 is not set
|
||||||
|
CONFIG_DCACHE_RAM_BASE=0xfef00000
|
||||||
|
CONFIG_DCACHE_RAM_SIZE=0x40000
|
||||||
|
CONFIG_C_ENV_BOOTBLOCK_SIZE=0x40000
|
||||||
|
CONFIG_DCACHE_BSP_STACK_SIZE=0x4000
|
||||||
|
CONFIG_MAX_ACPI_TABLE_SIZE_KB=144
|
||||||
|
CONFIG_HAVE_INTEL_FIRMWARE=y
|
||||||
|
CONFIG_MRC_SETTINGS_CACHE_SIZE=0x10000
|
||||||
|
CONFIG_DRIVERS_INTEL_WIFI=y
|
||||||
|
CONFIG_IFD_BIN_PATH="../../../config/ifd/3040micro/ifd"
|
||||||
|
CONFIG_ME_BIN_PATH="../../../vendorfiles/3040micro/me.bin"
|
||||||
|
CONFIG_MAINBOARD_SUPPORTS_SKYLAKE_CPU=y
|
||||||
|
CONFIG_CONSOLE_CBMEM_BUFFER_SIZE=0x20000
|
||||||
|
# CONFIG_INTEL_OC_MAILBOX_ENABLE_UNDERVOLTING is not set
|
||||||
|
CONFIG_CARDBUS_PLUGIN_SUPPORT=y
|
||||||
|
CONFIG_SPI_FLASH_DONT_INCLUDE_ALL_DRIVERS=y
|
||||||
|
CONFIG_USE_LEGACY_8254_TIMER=y
|
||||||
|
# CONFIG_DEBUG_SMI is not set
|
||||||
|
# CONFIG_SOC_INTEL_COMMON_BLOCK_SGX_ENABLE is not set
|
||||||
|
CONFIG_HAVE_IFD_BIN=y
|
||||||
|
CONFIG_PS2K_EISAID="PNP0303"
|
||||||
|
CONFIG_PS2M_EISAID="PNP0F13"
|
||||||
|
CONFIG_GFX_GMA_PANEL_1_PORT="eDP"
|
||||||
|
CONFIG_TTYS0_BAUD=115200
|
||||||
|
# CONFIG_SOC_INTEL_CSE_SEND_EOP_EARLY is not set
|
||||||
|
CONFIG_POWER_STATE_DEFAULT_ON_AFTER_FAILURE=y
|
||||||
|
CONFIG_D3COLD_SUPPORT=y
|
||||||
|
CONFIG_GFX_GMA_PANEL_1_ON_EDP=y
|
||||||
|
CONFIG_DRIVERS_UART_8250IO=y
|
||||||
|
CONFIG_PC_CMOS_BASE_PORT_BANK1=0x72
|
||||||
|
CONFIG_HEAP_SIZE=0x100000
|
||||||
|
# CONFIG_BOOTMEDIA_SMM_BWP is not set
|
||||||
|
# CONFIG_DRIVERS_EFI_FW_INFO is not set
|
||||||
|
# CONFIG_TCG_OPAL_S3_UNLOCK is not set
|
||||||
|
CONFIG_BOARD_ROMSIZE_KB_16384=y
|
||||||
|
# CONFIG_COREBOOT_ROMSIZE_KB_256 is not set
|
||||||
|
# CONFIG_COREBOOT_ROMSIZE_KB_512 is not set
|
||||||
|
# CONFIG_COREBOOT_ROMSIZE_KB_1024 is not set
|
||||||
|
# CONFIG_COREBOOT_ROMSIZE_KB_2048 is not set
|
||||||
|
# CONFIG_COREBOOT_ROMSIZE_KB_4096 is not set
|
||||||
|
# CONFIG_COREBOOT_ROMSIZE_KB_5120 is not set
|
||||||
|
# CONFIG_COREBOOT_ROMSIZE_KB_6144 is not set
|
||||||
|
# CONFIG_COREBOOT_ROMSIZE_KB_8192 is not set
|
||||||
|
# CONFIG_COREBOOT_ROMSIZE_KB_10240 is not set
|
||||||
|
# CONFIG_COREBOOT_ROMSIZE_KB_12288 is not set
|
||||||
|
CONFIG_COREBOOT_ROMSIZE_KB_16384=y
|
||||||
|
# CONFIG_COREBOOT_ROMSIZE_KB_24576 is not set
|
||||||
|
# CONFIG_COREBOOT_ROMSIZE_KB_32768 is not set
|
||||||
|
# CONFIG_COREBOOT_ROMSIZE_KB_65536 is not set
|
||||||
|
CONFIG_COREBOOT_ROMSIZE_KB=16384
|
||||||
|
CONFIG_ROM_SIZE=0x01000000
|
||||||
|
CONFIG_HAVE_POWER_STATE_AFTER_FAILURE=y
|
||||||
|
CONFIG_HAVE_POWER_STATE_PREVIOUS_AFTER_FAILURE=y
|
||||||
|
# CONFIG_POWER_STATE_OFF_AFTER_FAILURE is not set
|
||||||
|
CONFIG_POWER_STATE_ON_AFTER_FAILURE=y
|
||||||
|
# CONFIG_POWER_STATE_PREVIOUS_AFTER_FAILURE is not set
|
||||||
|
CONFIG_MAINBOARD_POWER_FAILURE_STATE=1
|
||||||
|
# end of Mainboard
|
||||||
|
|
||||||
|
#
|
||||||
|
# Chipset
|
||||||
|
#
|
||||||
|
|
||||||
|
#
|
||||||
|
# SoC
|
||||||
|
#
|
||||||
|
CONFIG_CHIPSET_DEVICETREE="soc/intel/skylake/chipset.cb"
|
||||||
|
CONFIG_FSP_M_FILE="../../../vendorfiles/kabylake/Fsp_M.fd"
|
||||||
|
CONFIG_FSP_S_FILE="../../../vendorfiles/kabylake/Fsp_S.fd"
|
||||||
|
CONFIG_CBFS_MCACHE_SIZE=0x4000
|
||||||
|
CONFIG_ROMSTAGE_ADDR=0x2000000
|
||||||
|
CONFIG_VERSTAGE_ADDR=0x2000000
|
||||||
|
CONFIG_SMM_TSEG_SIZE=0x800000
|
||||||
|
CONFIG_SMM_RESERVED_SIZE=0x200000
|
||||||
|
CONFIG_SMM_MODULE_STACK_SIZE=0x800
|
||||||
|
CONFIG_ACPI_BERT_SIZE=0x0
|
||||||
|
CONFIG_DRIVERS_I2C_DESIGNWARE_CLOCK_MHZ=120
|
||||||
|
CONFIG_CPU_PT_ROM_MAP_GB=512
|
||||||
|
CONFIG_PRERAM_CBFS_CACHE_SIZE=0x4000
|
||||||
|
CONFIG_DOMAIN_RESOURCE_32BIT_LIMIT=0xe0000000
|
||||||
|
CONFIG_ACPI_CPU_STRING="CP%02X"
|
||||||
|
CONFIG_STACK_SIZE=0x2000
|
||||||
|
CONFIG_IFD_CHIPSET="sklkbl"
|
||||||
|
CONFIG_IED_REGION_SIZE=0x400000
|
||||||
|
CONFIG_MAX_ROOT_PORTS=24
|
||||||
|
CONFIG_PCR_BASE_ADDRESS=0xfd000000
|
||||||
|
CONFIG_CPU_BCLK_MHZ=100
|
||||||
|
CONFIG_SOC_INTEL_COMMON_BLOCK_GSPI_CLOCK_MHZ=120
|
||||||
|
CONFIG_CPU_XTAL_HZ=24000000
|
||||||
|
CONFIG_SOC_INTEL_COMMON_BLOCK_GSPI_MAX=2
|
||||||
|
CONFIG_SOC_INTEL_I2C_DEV_MAX=6
|
||||||
|
# CONFIG_ENABLE_SATA_TEST_MODE is not set
|
||||||
|
CONFIG_SOC_INTEL_COMMON_LPSS_UART_CLK_M_VAL=0x30
|
||||||
|
CONFIG_SOC_INTEL_COMMON_LPSS_UART_CLK_N_VAL=0xc35
|
||||||
|
CONFIG_FSP_HEADER_PATH="3rdparty/fsp/KabylakeFspBinPkg/Include/"
|
||||||
|
CONFIG_SOC_INTEL_COMMON_DEBUG_CONSENT=0
|
||||||
|
CONFIG_INTEL_GMA_BCLV_OFFSET=0xc8254
|
||||||
|
CONFIG_INTEL_GMA_BCLV_WIDTH=16
|
||||||
|
CONFIG_INTEL_GMA_BCLM_OFFSET=0xc8256
|
||||||
|
CONFIG_INTEL_GMA_BCLM_WIDTH=16
|
||||||
|
CONFIG_FSP_PUBLISH_MBP_HOB=y
|
||||||
|
CONFIG_FSP_STATUS_GLOBAL_RESET=0x40000003
|
||||||
|
CONFIG_MAX_HECI_DEVICES=5
|
||||||
|
CONFIG_BOOTBLOCK_IN_CBFS=y
|
||||||
|
CONFIG_HAVE_PAM0_REGISTER=y
|
||||||
|
CONFIG_INTEL_TXT_BIOSACM_ALIGNMENT=0x40000
|
||||||
|
CONFIG_CPU_INTEL_NUM_FIT_ENTRIES=10
|
||||||
|
CONFIG_SOC_INTEL_GFX_FRAMEBUFFER_OFFSET=0x0
|
||||||
|
CONFIG_PCIE_LTR_MAX_SNOOP_LATENCY=0x1003
|
||||||
|
CONFIG_PCIE_LTR_MAX_NO_SNOOP_LATENCY=0x1003
|
||||||
|
CONFIG_SOC_PHYSICAL_ADDRESS_WIDTH=0
|
||||||
|
CONFIG_RAMSTAGE_CBFS_CACHE_SIZE=0x4000
|
||||||
|
CONFIG_CBFS_CACHE_ALIGN=8
|
||||||
|
CONFIG_SOC_INTEL_COMMON_SKYLAKE_BASE=y
|
||||||
|
CONFIG_SOC_INTEL_KABYLAKE=y
|
||||||
|
CONFIG_SKYLAKE_SOC_PCH_H=y
|
||||||
|
# CONFIG_MAINBOARD_SUPPORTS_KABYLAKE_CPU is not set
|
||||||
|
# CONFIG_MAINBOARD_SUPPORTS_COFFEELAKE_CPU is not set
|
||||||
|
# CONFIG_ALWAYS_ALLOW_ABOVE_4G_ALLOCATION is not set
|
||||||
|
CONFIG_FSP_T_LOCATION=0xfffe0000
|
||||||
|
CONFIG_SOC_INTEL_COMMON_BLOCK_P2SB=y
|
||||||
|
CONFIG_FIXED_SMBUS_IO_BASE=0xefa0
|
||||||
|
CONFIG_UART_BITBANG_TX_DELAY_MS=5
|
||||||
|
CONFIG_SOC_INTEL_COMMON=y
|
||||||
|
|
||||||
|
#
|
||||||
|
# Intel SoC Common Code for IP blocks
|
||||||
|
#
|
||||||
|
CONFIG_SOC_INTEL_COMMON_BLOCK=y
|
||||||
|
CONFIG_SOC_INTEL_COMMON_BLOCK_ACPI=y
|
||||||
|
CONFIG_SOC_INTEL_COMMON_BLOCK_ACPI_GPIO=y
|
||||||
|
CONFIG_SOC_INTEL_COMMON_BLOCK_ACPI_LPIT=y
|
||||||
|
CONFIG_SOC_INTEL_COMMON_BLOCK_ACPI_PEP=y
|
||||||
|
CONFIG_SOC_INTEL_COMMON_BLOCK_ACPI_CPPC=y
|
||||||
|
CONFIG_SOC_INTEL_COMMON_BLOCK_CHIP_CONFIG=y
|
||||||
|
CONFIG_SOC_INTEL_COMMON_BLOCK_CPU=y
|
||||||
|
CONFIG_SOC_INTEL_COMMON_BLOCK_CPU_MPINIT=y
|
||||||
|
CONFIG_USE_FSP_FEATURE_PROGRAM_ON_APS=y
|
||||||
|
# CONFIG_USE_COREBOOT_MP_INIT is not set
|
||||||
|
CONFIG_SOC_INTEL_COMMON_BLOCK_CPU_SMMRELOCATE=y
|
||||||
|
CONFIG_SOC_INTEL_COMMON_BLOCK_CAR=y
|
||||||
|
CONFIG_INTEL_CAR_NEM_ENHANCED=y
|
||||||
|
# CONFIG_USE_INTEL_FSP_MP_INIT is not set
|
||||||
|
CONFIG_CPU_SUPPORTS_PM_TIMER_EMULATION=y
|
||||||
|
CONFIG_HAVE_HYPERTHREADING=y
|
||||||
|
# CONFIG_FSP_HYPERTHREADING is not set
|
||||||
|
# CONFIG_INTEL_KEYLOCKER is not set
|
||||||
|
# CONFIG_SOC_INTEL_COMMON_BLOCK_PRMRR_SIZE_MAX is not set
|
||||||
|
# CONFIG_SOC_INTEL_COMMON_BLOCK_PRMRR_SIZE_256MB is not set
|
||||||
|
# CONFIG_SOC_INTEL_COMMON_BLOCK_PRMRR_SIZE_128MB is not set
|
||||||
|
# CONFIG_SOC_INTEL_COMMON_BLOCK_PRMRR_SIZE_64MB is not set
|
||||||
|
# CONFIG_SOC_INTEL_COMMON_BLOCK_PRMRR_SIZE_32MB is not set
|
||||||
|
# CONFIG_SOC_INTEL_COMMON_BLOCK_PRMRR_SIZE_16MB is not set
|
||||||
|
# CONFIG_SOC_INTEL_COMMON_BLOCK_PRMRR_SIZE_8MB is not set
|
||||||
|
# CONFIG_SOC_INTEL_COMMON_BLOCK_PRMRR_SIZE_4MB is not set
|
||||||
|
# CONFIG_SOC_INTEL_COMMON_BLOCK_PRMRR_SIZE_2MB is not set
|
||||||
|
CONFIG_SOC_INTEL_COMMON_BLOCK_PRMRR_SIZE_0MB=y
|
||||||
|
CONFIG_SOC_INTEL_COMMON_BLOCK_CSE=y
|
||||||
|
CONFIG_SOC_INTEL_COMMON_BLOCK_HECI1_DISABLE_USING_PCR=y
|
||||||
|
CONFIG_SOC_INTEL_CSE_FMAP_NAME="SI_ME"
|
||||||
|
CONFIG_SOC_INTEL_CSE_RW_CBFS_NAME="me_rw"
|
||||||
|
CONFIG_SOC_INTEL_CSE_RW_VERSION_CBFS_NAME="me_rw.version"
|
||||||
|
CONFIG_SOC_INTEL_CSE_RW_FILE=""
|
||||||
|
CONFIG_SOC_INTEL_CSE_RW_VERSION=""
|
||||||
|
CONFIG_SOC_INTEL_CSE_IOM_CBFS_NAME="cse_iom"
|
||||||
|
CONFIG_SOC_INTEL_CSE_IOM_CBFS_FILE=""
|
||||||
|
CONFIG_SOC_INTEL_CSE_NPHY_CBFS_NAME="cse_nphy"
|
||||||
|
CONFIG_SOC_INTEL_CSE_NPHY_CBFS_FILE=""
|
||||||
|
CONFIG_CSE_RESET_CLEAR_EC_AP_IDLE_FLAG=y
|
||||||
|
CONFIG_SOC_INTEL_COMMON_BLOCK_DSP=y
|
||||||
|
CONFIG_SOC_INTEL_COMMON_BLOCK_FAST_SPI=y
|
||||||
|
CONFIG_FAST_SPI_DISABLE_WRITE_STATUS=y
|
||||||
|
CONFIG_SOC_INTEL_COMMON_BLOCK_GPIO=y
|
||||||
|
CONFIG_SOC_INTEL_COMMON_BLOCK_GPIO_ITSS_POL_CFG=y
|
||||||
|
CONFIG_SOC_INTEL_COMMON_BLOCK_GPIO_PADCFG_PADTOL=y
|
||||||
|
CONFIG_SOC_INTEL_COMMON_BLOCK_GPIO_DUAL_ROUTE_SUPPORT=y
|
||||||
|
CONFIG_SOC_INTEL_COMMON_BLOCK_GPMR=y
|
||||||
|
CONFIG_SOC_INTEL_COMMON_BLOCK_GRAPHICS=y
|
||||||
|
CONFIG_SOC_INTEL_GFX_HAVE_DDI_A_BIFURCATION=y
|
||||||
|
# CONFIG_SOC_INTEL_DISABLE_IGD is not set
|
||||||
|
CONFIG_SOC_INTEL_COMMON_BLOCK_GSPI=y
|
||||||
|
CONFIG_SOC_INTEL_COMMON_BLOCK_HDA=y
|
||||||
|
CONFIG_SOC_INTEL_COMMON_BLOCK_HDA_VERB=y
|
||||||
|
CONFIG_SOC_INTEL_COMMON_BLOCK_I2C=y
|
||||||
|
CONFIG_SOC_INTEL_COMMON_BLOCK_ITSS=y
|
||||||
|
CONFIG_SOC_INTEL_COMMON_BLOCK_LPC=y
|
||||||
|
CONFIG_SOC_INTEL_COMMON_BLOCK_LPC_MIRROR_TO_GPMR=y
|
||||||
|
CONFIG_SOC_INTEL_COMMON_BLOCK_LPSS=y
|
||||||
|
CONFIG_SOC_INTEL_COMMON_BLOCK_BASE_P2SB=y
|
||||||
|
CONFIG_SOC_INTEL_COMMON_BLOCK_PCIE=y
|
||||||
|
CONFIG_SOC_INTEL_COMMON_BLOCK_PCR=y
|
||||||
|
CONFIG_SOC_INTEL_COMMON_BLOCK_PMC=y
|
||||||
|
CONFIG_SOC_INTEL_COMMON_BLOCK_PMC_DISCOVERABLE=y
|
||||||
|
CONFIG_PMC_GLOBAL_RESET_ENABLE_LOCK=y
|
||||||
|
CONFIG_SOC_INTEL_COMMON_BLOCK_POWER_LIMIT=y
|
||||||
|
CONFIG_SOC_INTEL_COMMON_BLOCK_RTC=y
|
||||||
|
CONFIG_SOC_INTEL_COMMON_BLOCK_SATA=y
|
||||||
|
CONFIG_SOC_INTEL_COMMON_BLOCK_SCS=y
|
||||||
|
CONFIG_SOC_INTEL_COMMON_BLOCK_SGX=y
|
||||||
|
CONFIG_SOC_INTEL_COMMON_BLOCK_SGX_LOCK_MEMORY=y
|
||||||
|
CONFIG_SOC_INTEL_COMMON_BLOCK_SMBUS=y
|
||||||
|
CONFIG_SOC_INTEL_COMMON_BLOCK_TCO=y
|
||||||
|
CONFIG_SOC_INTEL_COMMON_BLOCK_TCO_ENABLE_THROUGH_SMBUS=y
|
||||||
|
CONFIG_SOC_INTEL_COMMON_BLOCK_SMM=y
|
||||||
|
CONFIG_SOC_INTEL_COMMON_BLOCK_SMM_IO_TRAP=y
|
||||||
|
# CONFIG_SOC_INTEL_COMMON_BLOCK_SMM_TCO_ENABLE is not set
|
||||||
|
CONFIG_SOC_INTEL_COMMON_BLOCK_SMM_S5_DELAY_MS=0
|
||||||
|
CONFIG_SOC_INTEL_COMMON_BLOCK_SPI=y
|
||||||
|
CONFIG_SOC_INTEL_COMMON_BLOCK_SA=y
|
||||||
|
CONFIG_SA_ENABLE_DPR=y
|
||||||
|
CONFIG_HAVE_CAPID_A_REGISTER=y
|
||||||
|
CONFIG_HAVE_BDSM_BGSM_REGISTER=y
|
||||||
|
CONFIG_SOC_INTEL_COMMON_BLOCK_THERMAL=y
|
||||||
|
CONFIG_SOC_INTEL_COMMON_BLOCK_THERMAL_PCI_DEV=y
|
||||||
|
CONFIG_SOC_INTEL_COMMON_BLOCK_TIMER=y
|
||||||
|
CONFIG_SOC_INTEL_COMMON_BLOCK_UART=y
|
||||||
|
CONFIG_SOC_INTEL_COMMON_BLOCK_XDCI=y
|
||||||
|
CONFIG_SOC_INTEL_COMMON_BLOCK_XHCI=y
|
||||||
|
CONFIG_SOC_INTEL_COMMON_BLOCK_XHCI_ELOG=y
|
||||||
|
|
||||||
|
#
|
||||||
|
# Intel SoC Common Code for features
|
||||||
|
#
|
||||||
|
CONFIG_SOC_INTEL_COMMON_FEATURE=y
|
||||||
|
CONFIG_SOC_INTEL_COMMON_FEATURE_GSPI_DEVFN=y
|
||||||
|
CONFIG_SOC_INTEL_COMMON_FEATURE_I2C_DEVFN=y
|
||||||
|
CONFIG_SOC_INTEL_COMMON_FEATURE_UART_DEVICES=y
|
||||||
|
|
||||||
|
#
|
||||||
|
# Intel SoC Common PCH Code
|
||||||
|
#
|
||||||
|
CONFIG_SOC_INTEL_COMMON_PCH_CLIENT=y
|
||||||
|
CONFIG_SOC_INTEL_COMMON_PCH_BASE=y
|
||||||
|
CONFIG_SOC_INTEL_COMMON_PCH_LOCKDOWN=y
|
||||||
|
CONFIG_PCH_SPECIFIC_BASE_OPTIONS=y
|
||||||
|
CONFIG_PCH_SPECIFIC_DISCRETE_OPTIONS=y
|
||||||
|
CONFIG_PCH_SPECIFIC_CLIENT_OPTIONS=y
|
||||||
|
|
||||||
|
#
|
||||||
|
# Intel SoC Common coreboot stages and non-IP blocks
|
||||||
|
#
|
||||||
|
CONFIG_SOC_INTEL_COMMON_BASECODE=y
|
||||||
|
CONFIG_SOC_INTEL_COMMON_RESET=y
|
||||||
|
CONFIG_SOC_INTEL_COMMON_ACPI_WAKE_SOURCE=y
|
||||||
|
CONFIG_PAVP=y
|
||||||
|
# CONFIG_MMA is not set
|
||||||
|
CONFIG_SOC_INTEL_COMMON_NHLT=y
|
||||||
|
# CONFIG_SOC_INTEL_DEBUG_CONSENT is not set
|
||||||
|
|
||||||
|
#
|
||||||
|
# CPU
|
||||||
|
#
|
||||||
|
CONFIG_CPU_INTEL_FIRMWARE_INTERFACE_TABLE=y
|
||||||
|
CONFIG_CPU_INTEL_COMMON=y
|
||||||
|
CONFIG_ENABLE_VMX=y
|
||||||
|
CONFIG_SET_IA32_FC_LOCK_BIT=y
|
||||||
|
CONFIG_SET_MSR_AESNI_LOCK_BIT=y
|
||||||
|
CONFIG_CPU_INTEL_COMMON_SMM=y
|
||||||
|
CONFIG_PARALLEL_MP=y
|
||||||
|
CONFIG_PARALLEL_MP_AP_WORK=y
|
||||||
|
CONFIG_XAPIC_ONLY=y
|
||||||
|
# CONFIG_X2APIC_ONLY is not set
|
||||||
|
# CONFIG_X2APIC_RUNTIME is not set
|
||||||
|
# CONFIG_X2APIC_LATE_WORKAROUND is not set
|
||||||
|
CONFIG_UDELAY_TSC=y
|
||||||
|
CONFIG_TSC_MONOTONIC_TIMER=y
|
||||||
|
CONFIG_TSC_SYNC_MFENCE=y
|
||||||
|
CONFIG_HAVE_SMI_HANDLER=y
|
||||||
|
CONFIG_SMM_TSEG=y
|
||||||
|
CONFIG_SMM_OPAL_S3_STATE_SMRAM_SIZE=0x0
|
||||||
|
CONFIG_SMM_PCI_RESOURCE_STORE_NUM_SLOTS=8
|
||||||
|
CONFIG_AP_STACK_SIZE=0x800
|
||||||
|
CONFIG_SMP=y
|
||||||
|
CONFIG_SSE=y
|
||||||
|
CONFIG_SSE2=y
|
||||||
|
CONFIG_SUPPORT_CPU_UCODE_IN_CBFS=y
|
||||||
|
CONFIG_USE_CPU_MICROCODE_CBFS_BINS=y
|
||||||
|
CONFIG_CPU_MICROCODE_CBFS_DEFAULT_BINS=y
|
||||||
|
# CONFIG_CPU_MICROCODE_CBFS_EXTERNAL_BINS is not set
|
||||||
|
# CONFIG_CPU_MICROCODE_CBFS_EXTERNAL_HEADER is not set
|
||||||
|
# CONFIG_CPU_MICROCODE_CBFS_NONE is not set
|
||||||
|
|
||||||
|
#
|
||||||
|
# Northbridge
|
||||||
|
#
|
||||||
|
|
||||||
|
#
|
||||||
|
# Southbridge
|
||||||
|
#
|
||||||
|
# CONFIG_PCIEXP_HOTPLUG is not set
|
||||||
|
CONFIG_INTEL_DESCRIPTOR_MODE_REQUIRED=y
|
||||||
|
CONFIG_PCIEXP_COMMON_CLOCK=y
|
||||||
|
CONFIG_SOUTHBRIDGE_INTEL_COMMON_SMBUS=y
|
||||||
|
CONFIG_INTEL_DESCRIPTOR_MODE_CAPABLE=y
|
||||||
|
# CONFIG_VALIDATE_INTEL_DESCRIPTOR is not set
|
||||||
|
CONFIG_FIXED_RCBA_MMIO_BASE=0xfed1c000
|
||||||
|
CONFIG_RCBA_LENGTH=0x4000
|
||||||
|
|
||||||
|
#
|
||||||
|
# Super I/O
|
||||||
|
#
|
||||||
|
CONFIG_SUPERIO_SMSC_SCH555x=y
|
||||||
|
|
||||||
|
#
|
||||||
|
# Embedded Controllers
|
||||||
|
#
|
||||||
|
|
||||||
|
#
|
||||||
|
# Intel Firmware
|
||||||
|
#
|
||||||
|
CONFIG_HAVE_ME_BIN=y
|
||||||
|
# CONFIG_STITCH_ME_BIN is not set
|
||||||
|
# CONFIG_CHECK_ME is not set
|
||||||
|
# CONFIG_ME_REGION_ALLOW_CPU_READ_ACCESS is not set
|
||||||
|
# CONFIG_USE_ME_CLEANER is not set
|
||||||
|
# CONFIG_DO_NOT_TOUCH_DESCRIPTOR_REGION is not set
|
||||||
|
# CONFIG_LOCK_MANAGEMENT_ENGINE is not set
|
||||||
|
CONFIG_UNLOCK_FLASH_REGIONS=y
|
||||||
|
CONFIG_ACPI_FNKEY_GEN_SCANCODE=0
|
||||||
|
CONFIG_UDK_BASE=y
|
||||||
|
CONFIG_UDK_2017_BINDING=y
|
||||||
|
CONFIG_UDK_2013_VERSION=2013
|
||||||
|
CONFIG_UDK_2017_VERSION=2017
|
||||||
|
CONFIG_UDK_202005_VERSION=202005
|
||||||
|
CONFIG_UDK_202111_VERSION=202111
|
||||||
|
CONFIG_UDK_202302_VERSION=202302
|
||||||
|
CONFIG_UDK_202305_VERSION=202305
|
||||||
|
CONFIG_UDK_VERSION=2017
|
||||||
|
CONFIG_ARCH_X86=y
|
||||||
|
CONFIG_ARCH_BOOTBLOCK_X86_32=y
|
||||||
|
CONFIG_ARCH_VERSTAGE_X86_32=y
|
||||||
|
CONFIG_ARCH_ROMSTAGE_X86_32=y
|
||||||
|
CONFIG_ARCH_POSTCAR_X86_32=y
|
||||||
|
CONFIG_ARCH_RAMSTAGE_X86_32=y
|
||||||
|
CONFIG_ARCH_SMM_X86_32=y
|
||||||
|
CONFIG_ARCH_ALL_STAGES_X86_32=y
|
||||||
|
CONFIG_RESERVED_PHYSICAL_ADDRESS_BITS_SUPPORT=y
|
||||||
|
CONFIG_X86_TOP4G_BOOTMEDIA_MAP=y
|
||||||
|
CONFIG_POSTRAM_CBFS_CACHE_IN_BSS=y
|
||||||
|
CONFIG_PC80_SYSTEM=y
|
||||||
|
CONFIG_HAVE_CMOS_DEFAULT=y
|
||||||
|
CONFIG_POSTCAR_STAGE=y
|
||||||
|
CONFIG_BOOTBLOCK_SIMPLE=y
|
||||||
|
# CONFIG_BOOTBLOCK_NORMAL is not set
|
||||||
|
CONFIG_COLLECT_TIMESTAMPS_TSC=y
|
||||||
|
CONFIG_HAVE_CF9_RESET=y
|
||||||
|
CONFIG_DEBUG_HW_BREAKPOINTS=y
|
||||||
|
CONFIG_DEBUG_NULL_DEREF_BREAKPOINTS=y
|
||||||
|
# CONFIG_DUMP_SMBIOS_TYPE17 is not set
|
||||||
|
CONFIG_X86_BOOTBLOCK_EXTRA_PROGRAM_SZ=0
|
||||||
|
CONFIG_DEFAULT_EBDA_LOWMEM=0x100000
|
||||||
|
CONFIG_DEFAULT_EBDA_SEGMENT=0xF600
|
||||||
|
CONFIG_DEFAULT_EBDA_SIZE=0x400
|
||||||
|
CONFIG_IOAPIC=y
|
||||||
|
# end of Chipset
|
||||||
|
|
||||||
|
#
|
||||||
|
# Devices
|
||||||
|
#
|
||||||
|
CONFIG_HAVE_VGA_TEXT_FRAMEBUFFER=y
|
||||||
|
CONFIG_HAVE_LINEAR_FRAMEBUFFER=y
|
||||||
|
CONFIG_HAVE_FSP_GOP=y
|
||||||
|
CONFIG_MAINBOARD_HAS_LIBGFXINIT=y
|
||||||
|
CONFIG_MAINBOARD_USE_LIBGFXINIT=y
|
||||||
|
# CONFIG_VGA_ROM_RUN is not set
|
||||||
|
# CONFIG_RUN_FSP_GOP is not set
|
||||||
|
# CONFIG_NO_GFX_INIT is not set
|
||||||
|
CONFIG_NO_EARLY_GFX_INIT=y
|
||||||
|
|
||||||
|
#
|
||||||
|
# Display
|
||||||
|
#
|
||||||
|
CONFIG_VGA_TEXT_FRAMEBUFFER=y
|
||||||
|
# CONFIG_GENERIC_LINEAR_FRAMEBUFFER is not set
|
||||||
|
CONFIG_DEFAULT_SCREEN_ROTATION_INT=0
|
||||||
|
# end of Display
|
||||||
|
|
||||||
|
CONFIG_PCI=y
|
||||||
|
CONFIG_ECAM_MMCONF_SUPPORT=y
|
||||||
|
CONFIG_PCIX_PLUGIN_SUPPORT=y
|
||||||
|
CONFIG_AZALIA_HDA_CODEC_SUPPORT=y
|
||||||
|
CONFIG_AZALIA_USE_LEGACY_VERB_TABLE=y
|
||||||
|
CONFIG_PCIEXP_PLUGIN_SUPPORT=y
|
||||||
|
CONFIG_ECAM_MMCONF_LENGTH=0x10000000
|
||||||
|
CONFIG_PCI_ALLOW_BUS_MASTER=y
|
||||||
|
CONFIG_PCI_SET_BUS_MASTER_PCI_BRIDGES=y
|
||||||
|
CONFIG_PCI_ALLOW_BUS_MASTER_ANY_DEVICE=y
|
||||||
|
# CONFIG_PCIEXP_SUPPORT_RESIZABLE_BARS is not set
|
||||||
|
# CONFIG_PCIEXP_LANE_ERR_STAT_CLEAR is not set
|
||||||
|
# CONFIG_EARLY_PCI_BRIDGE is not set
|
||||||
|
CONFIG_SUBSYSTEM_VENDOR_ID=0x0000
|
||||||
|
CONFIG_SUBSYSTEM_DEVICE_ID=0x0000
|
||||||
|
CONFIG_INTEL_GMA_HAVE_VBT=y
|
||||||
|
CONFIG_INTEL_GMA_ADD_VBT=y
|
||||||
|
# CONFIG_SOFTWARE_I2C is not set
|
||||||
|
CONFIG_I2C_TRANSFER_TIMEOUT_US=500000
|
||||||
|
CONFIG_RESOURCE_ALLOCATION_TOP_DOWN=y
|
||||||
|
CONFIG_DRAM_SUPPORT_DDR4=y
|
||||||
|
CONFIG_DRAM_SUPPORT_DDR3=y
|
||||||
|
# end of Devices
|
||||||
|
|
||||||
|
#
|
||||||
|
# Generic Drivers
|
||||||
|
#
|
||||||
|
CONFIG_CRB_TPM_BASE_ADDRESS=0xfed40000
|
||||||
|
# CONFIG_DRIVERS_EFI_VARIABLE_STORE is not set
|
||||||
|
# CONFIG_ELOG is not set
|
||||||
|
# CONFIG_DRIVERS_HWID_DMI is not set
|
||||||
|
CONFIG_CACHE_MRC_SETTINGS=y
|
||||||
|
CONFIG_MRC_SETTINGS_PROTECT=y
|
||||||
|
# CONFIG_DRIVERS_OPTION_CFR is not set
|
||||||
|
# CONFIG_SMMSTORE is not set
|
||||||
|
CONFIG_SPI_FLASH=y
|
||||||
|
CONFIG_BOOT_DEVICE_SPI_FLASH_RW_NOMMAP=y
|
||||||
|
CONFIG_BOOT_DEVICE_SPI_FLASH_RW_NOMMAP_EARLY=y
|
||||||
|
# CONFIG_SPI_FLASH_NO_FAST_READ is not set
|
||||||
|
CONFIG_DRIVERS_UART=y
|
||||||
|
# CONFIG_DRIVERS_UART_OXPCIE is not set
|
||||||
|
# CONFIG_VPD is not set
|
||||||
|
# CONFIG_DRIVERS_EMULATION_QEMU_FW_CFG is not set
|
||||||
|
# CONFIG_DRIVERS_GENERIC_CBFS_SERIAL is not set
|
||||||
|
# CONFIG_DRIVERS_GENERIC_CBFS_UUID is not set
|
||||||
|
# CONFIG_DRIVERS_GENESYSLOGIC_GL9750 is not set
|
||||||
|
# CONFIG_DRIVERS_GENESYSLOGIC_GL9755 is not set
|
||||||
|
# CONFIG_DRIVERS_GENESYSLOGIC_GL9763E is not set
|
||||||
|
CONFIG_DRIVERS_I2C_DESIGNWARE=y
|
||||||
|
# CONFIG_DRIVERS_I2C_MAX98396 is not set
|
||||||
|
# CONFIG_FSP_USE_REPO is not set
|
||||||
|
# CONFIG_DISPLAY_HOBS is not set
|
||||||
|
# CONFIG_DISPLAY_UPD_DATA is not set
|
||||||
|
CONFIG_PLATFORM_USES_FSP2_0=y
|
||||||
|
CONFIG_PLATFORM_USES_FSP2_X86_32=y
|
||||||
|
CONFIG_HAVE_INTEL_FSP_REPO=y
|
||||||
|
CONFIG_ADD_FSP_BINARIES=y
|
||||||
|
CONFIG_FSP_S_CBFS="fsps.bin"
|
||||||
|
CONFIG_FSP_M_CBFS="fspm.bin"
|
||||||
|
# CONFIG_FSP_FULL_FD is not set
|
||||||
|
CONFIG_FSP_T_RESERVED_SIZE=0x0
|
||||||
|
CONFIG_FSP_M_XIP=y
|
||||||
|
CONFIG_SOC_INTEL_COMMON_FSP_RESET=y
|
||||||
|
CONFIG_USE_FSP_NOTIFY_PHASE_POST_PCI_ENUM=y
|
||||||
|
CONFIG_USE_FSP_NOTIFY_PHASE_READY_TO_BOOT=y
|
||||||
|
CONFIG_USE_FSP_NOTIFY_PHASE_END_OF_FIRMWARE=y
|
||||||
|
# CONFIG_DISPLAY_FSP_TIMESTAMPS is not set
|
||||||
|
# CONFIG_BUILDING_WITH_DEBUG_FSP is not set
|
||||||
|
CONFIG_FSP_VGA_MODE12_BPP=0x0
|
||||||
|
CONFIG_INTEL_GMA_ACPI=y
|
||||||
|
CONFIG_VBT_CBFS_COMPRESSION_LZMA=y
|
||||||
|
# CONFIG_VBT_CBFS_COMPRESSION_LZ4 is not set
|
||||||
|
# CONFIG_VBT_CBFS_COMPRESSION_NONE is not set
|
||||||
|
CONFIG_VBT_CBFS_COMPRESSION_ALGORITHM="lzma"
|
||||||
|
CONFIG_GFX_GMA=y
|
||||||
|
CONFIG_GFX_GMA_DYN_CPU=y
|
||||||
|
CONFIG_GFX_GMA_GENERATION="Skylake"
|
||||||
|
CONFIG_GFX_GMA_PCH="Sunrise_Point"
|
||||||
|
CONFIG_GFX_GMA_PANEL_2_PORT="Disabled"
|
||||||
|
CONFIG_GFX_GMA_ANALOG_I2C_PORT="PCH_DAC"
|
||||||
|
CONFIG_DRIVERS_INTEL_OC_MAILBOX=y
|
||||||
|
# CONFIG_DRIVERS_NXP_UWB_SR1XX is not set
|
||||||
|
# CONFIG_DRIVERS_PS2_KEYBOARD is not set
|
||||||
|
CONFIG_DRIVERS_MC146818=y
|
||||||
|
CONFIG_USE_PC_CMOS_ALTCENTURY=y
|
||||||
|
CONFIG_PC_CMOS_BASE_PORT_BANK0=0x70
|
||||||
|
CONFIG_VGA=y
|
||||||
|
# CONFIG_DRIVERS_SIL_3114 is not set
|
||||||
|
CONFIG_DRIVERS_USB_ACPI=y
|
||||||
|
CONFIG_DRIVERS_WIFI_GENERIC=y
|
||||||
|
CONFIG_DRIVERS_MTK_WIFI=y
|
||||||
|
# end of Generic Drivers
|
||||||
|
|
||||||
|
#
|
||||||
|
# Security
|
||||||
|
#
|
||||||
|
|
||||||
|
#
|
||||||
|
# CBFS verification
|
||||||
|
#
|
||||||
|
# CONFIG_CBFS_VERIFICATION is not set
|
||||||
|
# end of CBFS verification
|
||||||
|
|
||||||
|
#
|
||||||
|
# Verified Boot (vboot)
|
||||||
|
#
|
||||||
|
# end of Verified Boot (vboot)
|
||||||
|
|
||||||
|
#
|
||||||
|
# Trusted Platform Module
|
||||||
|
#
|
||||||
|
CONFIG_NO_TPM=y
|
||||||
|
CONFIG_PCR_BOOT_MODE=1
|
||||||
|
CONFIG_PCR_HWID=1
|
||||||
|
CONFIG_PCR_SRTM=2
|
||||||
|
CONFIG_PCR_FW_VER=10
|
||||||
|
CONFIG_PCR_RUNTIME_DATA=3
|
||||||
|
# end of Trusted Platform Module
|
||||||
|
|
||||||
|
#
|
||||||
|
# TCG storage
|
||||||
|
#
|
||||||
|
# end of TCG storage
|
||||||
|
|
||||||
|
#
|
||||||
|
# Memory initialization
|
||||||
|
#
|
||||||
|
CONFIG_PLATFORM_HAS_DRAM_CLEAR=y
|
||||||
|
# CONFIG_SECURITY_CLEAR_DRAM_ON_REGULAR_BOOT is not set
|
||||||
|
# end of Memory initialization
|
||||||
|
|
||||||
|
# CONFIG_STM is not set
|
||||||
|
# CONFIG_INTEL_CBNT_SUPPORT is not set
|
||||||
|
CONFIG_BOOTMEDIA_LOCK_NONE=y
|
||||||
|
# CONFIG_BOOTMEDIA_LOCK_CONTROLLER is not set
|
||||||
|
# CONFIG_BOOTMEDIA_LOCK_CHIP is not set
|
||||||
|
# end of Security
|
||||||
|
|
||||||
|
CONFIG_ACPI_HAVE_PCAT_8259=y
|
||||||
|
CONFIG_ACPI_INTEL_HARDWARE_SLEEP_VALUES=y
|
||||||
|
CONFIG_ACPI_SOC_NVS=y
|
||||||
|
CONFIG_ACPI_CUSTOM_MADT=y
|
||||||
|
CONFIG_ACPI_NO_CUSTOM_MADT=y
|
||||||
|
CONFIG_ACPI_COMMON_MADT_LAPIC=y
|
||||||
|
CONFIG_ACPI_COMMON_MADT_IOAPIC=y
|
||||||
|
CONFIG_HAVE_ACPI_TABLES=y
|
||||||
|
CONFIG_ACPI_LPIT=y
|
||||||
|
CONFIG_BOOT_DEVICE_SPI_FLASH=y
|
||||||
|
CONFIG_BOOT_DEVICE_MEMORY_MAPPED=y
|
||||||
|
CONFIG_BOOT_DEVICE_SUPPORTS_WRITES=y
|
||||||
|
CONFIG_RTC=y
|
||||||
|
|
||||||
|
#
|
||||||
|
# Console
|
||||||
|
#
|
||||||
|
CONFIG_BOOTBLOCK_CONSOLE=y
|
||||||
|
CONFIG_POSTCAR_CONSOLE=y
|
||||||
|
CONFIG_SQUELCH_EARLY_SMP=y
|
||||||
|
|
||||||
|
#
|
||||||
|
# I/O mapped, 8250-compatible
|
||||||
|
#
|
||||||
|
CONFIG_TTYS0_BASE=0x3f8
|
||||||
|
|
||||||
|
#
|
||||||
|
# Serial port base address = 0x3f8
|
||||||
|
#
|
||||||
|
# CONFIG_CONSOLE_SERIAL_921600 is not set
|
||||||
|
# CONFIG_CONSOLE_SERIAL_460800 is not set
|
||||||
|
# CONFIG_CONSOLE_SERIAL_230400 is not set
|
||||||
|
CONFIG_CONSOLE_SERIAL_115200=y
|
||||||
|
# CONFIG_CONSOLE_SERIAL_57600 is not set
|
||||||
|
# CONFIG_CONSOLE_SERIAL_38400 is not set
|
||||||
|
# CONFIG_CONSOLE_SERIAL_19200 is not set
|
||||||
|
# CONFIG_CONSOLE_SERIAL_9600 is not set
|
||||||
|
CONFIG_TTYS0_LCS=3
|
||||||
|
# CONFIG_SPKMODEM is not set
|
||||||
|
# CONFIG_CONSOLE_NE2K is not set
|
||||||
|
CONFIG_CONSOLE_CBMEM=y
|
||||||
|
# CONFIG_CONSOLE_SPI_FLASH is not set
|
||||||
|
# CONFIG_CONSOLE_I2C_SMBUS is not set
|
||||||
|
# CONFIG_DEFAULT_CONSOLE_LOGLEVEL_8 is not set
|
||||||
|
CONFIG_DEFAULT_CONSOLE_LOGLEVEL_7=y
|
||||||
|
# CONFIG_DEFAULT_CONSOLE_LOGLEVEL_6 is not set
|
||||||
|
# CONFIG_DEFAULT_CONSOLE_LOGLEVEL_5 is not set
|
||||||
|
# CONFIG_DEFAULT_CONSOLE_LOGLEVEL_4 is not set
|
||||||
|
# CONFIG_DEFAULT_CONSOLE_LOGLEVEL_3 is not set
|
||||||
|
# CONFIG_DEFAULT_CONSOLE_LOGLEVEL_2 is not set
|
||||||
|
# CONFIG_DEFAULT_CONSOLE_LOGLEVEL_1 is not set
|
||||||
|
# CONFIG_DEFAULT_CONSOLE_LOGLEVEL_0 is not set
|
||||||
|
CONFIG_DEFAULT_CONSOLE_LOGLEVEL=7
|
||||||
|
CONFIG_CONSOLE_USE_LOGLEVEL_PREFIX=y
|
||||||
|
CONFIG_CONSOLE_USE_ANSI_ESCAPES=y
|
||||||
|
# CONFIG_CMOS_POST is not set
|
||||||
|
CONFIG_POST_DEVICE_NONE=y
|
||||||
|
# CONFIG_POST_DEVICE_LPC is not set
|
||||||
|
# CONFIG_POST_DEVICE_PCI_PCIE is not set
|
||||||
|
CONFIG_POST_IO_PORT=0x80
|
||||||
|
CONFIG_HWBASE_DEBUG_CB=y
|
||||||
|
# end of Console
|
||||||
|
|
||||||
|
CONFIG_ACPI_S1_NOT_SUPPORTED=y
|
||||||
|
CONFIG_HAVE_ACPI_RESUME=y
|
||||||
|
CONFIG_RESUME_PATH_SAME_AS_BOOT=y
|
||||||
|
CONFIG_HAVE_MONOTONIC_TIMER=y
|
||||||
|
CONFIG_HAVE_OPTION_TABLE=y
|
||||||
|
CONFIG_ACPI_NHLT=y
|
||||||
|
|
||||||
|
#
|
||||||
|
# System tables
|
||||||
|
#
|
||||||
|
CONFIG_GENERATE_SMBIOS_TABLES=y
|
||||||
|
CONFIG_BIOS_VENDOR="coreboot"
|
||||||
|
CONFIG_MAINBOARD_SERIAL_NUMBER="123456789"
|
||||||
|
# end of System tables
|
||||||
|
|
||||||
|
#
|
||||||
|
# Payload
|
||||||
|
#
|
||||||
|
CONFIG_PAYLOAD_NONE=y
|
||||||
|
# end of Payload
|
||||||
|
|
||||||
|
#
|
||||||
|
# Debugging
|
||||||
|
#
|
||||||
|
|
||||||
|
#
|
||||||
|
# CPU Debug Settings
|
||||||
|
#
|
||||||
|
# CONFIG_DISPLAY_MTRRS is not set
|
||||||
|
|
||||||
|
#
|
||||||
|
# Vendorcode Debug Settings
|
||||||
|
#
|
||||||
|
|
||||||
|
#
|
||||||
|
# BLOB Debug Settings
|
||||||
|
#
|
||||||
|
# CONFIG_DISPLAY_FSP_CALLS_AND_STATUS is not set
|
||||||
|
# CONFIG_DISPLAY_FSP_HEADER is not set
|
||||||
|
# CONFIG_VERIFY_HOBS is not set
|
||||||
|
# CONFIG_DISPLAY_FSP_VERSION_INFO is not set
|
||||||
|
CONFIG_HAVE_GPIO_SNAPSHOT_VERIFY_SUPPORT=y
|
||||||
|
# CONFIG_CHECK_GPIO_CONFIG_CHANGES is not set
|
||||||
|
|
||||||
|
#
|
||||||
|
# General Debug Settings
|
||||||
|
#
|
||||||
|
# CONFIG_GDB_STUB is not set
|
||||||
|
CONFIG_HAVE_DEBUG_GPIO=y
|
||||||
|
# CONFIG_DEBUG_GPIO is not set
|
||||||
|
# CONFIG_DEBUG_CBFS is not set
|
||||||
|
CONFIG_HAVE_DEBUG_SMBUS=y
|
||||||
|
# CONFIG_DEBUG_SMBUS is not set
|
||||||
|
# CONFIG_DEBUG_MALLOC is not set
|
||||||
|
# CONFIG_DEBUG_CONSOLE_INIT is not set
|
||||||
|
# CONFIG_DEBUG_SPI_FLASH is not set
|
||||||
|
# CONFIG_DEBUG_BOOT_STATE is not set
|
||||||
|
# CONFIG_DEBUG_ADA_CODE is not set
|
||||||
|
CONFIG_HAVE_EM100_SUPPORT=y
|
||||||
|
# CONFIG_EM100 is not set
|
||||||
|
# CONFIG_DEBUG_ACPICA_COMPATIBLE is not set
|
||||||
|
# end of Debugging
|
||||||
|
|
||||||
|
CONFIG_RAMSTAGE_ADA=y
|
||||||
|
CONFIG_RAMSTAGE_LIBHWBASE=y
|
||||||
|
CONFIG_HWBASE_DYNAMIC_MMIO=y
|
||||||
|
CONFIG_HWBASE_DEFAULT_MMCONF=0xe0000000
|
||||||
|
CONFIG_HWBASE_DIRECT_PCIDEV=y
|
||||||
|
CONFIG_DECOMPRESS_OFAST=y
|
||||||
|
|
||||||
|
#
|
||||||
|
# Boot Logo Configuration
|
||||||
|
#
|
||||||
|
# CONFIG_BMP_LOGO is not set
|
||||||
|
CONFIG_PLATFORM_POST_RENDER_DELAY_SEC=5
|
||||||
|
# CONFIG_PLATFORM_HAS_SECONDARY_BOOT_INDICATOR_LOGO is not set
|
||||||
|
# CONFIG_FRAMEBUFFER_SPLASH_TEXT is not set
|
||||||
|
# end of Boot Logo Configuration
|
||||||
|
|
||||||
|
CONFIG_MAX_REBOOT_CNT=3
|
||||||
|
CONFIG_RELOCATABLE_MODULES=y
|
||||||
|
CONFIG_GENERIC_GPIO_LIB=y
|
||||||
|
CONFIG_HAVE_BOOTBLOCK=y
|
||||||
|
CONFIG_HAVE_ROMSTAGE=y
|
||||||
|
CONFIG_HAVE_RAMSTAGE=y
|
||||||
@@ -0,0 +1,13 @@
|
|||||||
|
# SPDX-License-Identifier: GPL-3.0-or-later
|
||||||
|
|
||||||
|
tree="default"
|
||||||
|
xarch="i386-elf"
|
||||||
|
payload_seabios="y"
|
||||||
|
payload_grub="y"
|
||||||
|
payload_memtest="y"
|
||||||
|
grub_scan_disk="nvme ahci"
|
||||||
|
grubtree="xhci_nvme"
|
||||||
|
vcfg="3040micro"
|
||||||
|
build_depend="seabios/default grub/xhci_nvme memtest86plus u-boot/amd64coreboot"
|
||||||
|
IFD_platform="sklkbl"
|
||||||
|
payload_uboot="amd64"
|
||||||
@@ -101,6 +101,7 @@ CONFIG_VENDOR_DELL=y
|
|||||||
# CONFIG_VENDOR_PRODRIVE is not set
|
# CONFIG_VENDOR_PRODRIVE is not set
|
||||||
# CONFIG_VENDOR_PROTECTLI is not set
|
# CONFIG_VENDOR_PROTECTLI is not set
|
||||||
# CONFIG_VENDOR_PURISM is not set
|
# CONFIG_VENDOR_PURISM is not set
|
||||||
|
# CONFIG_VENDOR_QOTOM is not set
|
||||||
# CONFIG_VENDOR_RAPTOR_CS is not set
|
# CONFIG_VENDOR_RAPTOR_CS is not set
|
||||||
# CONFIG_VENDOR_RAZER is not set
|
# CONFIG_VENDOR_RAZER is not set
|
||||||
# CONFIG_VENDOR_RODA is not set
|
# CONFIG_VENDOR_RODA is not set
|
||||||
@@ -160,6 +161,7 @@ CONFIG_BOOT_DEVICE_SPI_FLASH_BUS=0
|
|||||||
# CONFIG_BOARD_DELL_E4300 is not set
|
# CONFIG_BOARD_DELL_E4300 is not set
|
||||||
# CONFIG_BOARD_DELL_E6400 is not set
|
# CONFIG_BOARD_DELL_E6400 is not set
|
||||||
# CONFIG_BOARD_DELL_LATITUDE_E7240 is not set
|
# CONFIG_BOARD_DELL_LATITUDE_E7240 is not set
|
||||||
|
# CONFIG_BOARD_DELL_OPTIPLEX_3040 is not set
|
||||||
# CONFIG_BOARD_DELL_OPTIPLEX_780_MT is not set
|
# CONFIG_BOARD_DELL_OPTIPLEX_780_MT is not set
|
||||||
# CONFIG_BOARD_DELL_OPTIPLEX_780_USFF is not set
|
# CONFIG_BOARD_DELL_OPTIPLEX_780_USFF is not set
|
||||||
# CONFIG_BOARD_DELL_OPTIPLEX_9020_SFF is not set
|
# CONFIG_BOARD_DELL_OPTIPLEX_9020_SFF is not set
|
||||||
@@ -192,6 +194,7 @@ CONFIG_IFD_BIN_PATH="../../../config/ifd/3050micro/ifd"
|
|||||||
CONFIG_ME_BIN_PATH="../../../vendorfiles/3050micro/me.bin"
|
CONFIG_ME_BIN_PATH="../../../vendorfiles/3050micro/me.bin"
|
||||||
CONFIG_MAINBOARD_SUPPORTS_SKYLAKE_CPU=y
|
CONFIG_MAINBOARD_SUPPORTS_SKYLAKE_CPU=y
|
||||||
CONFIG_CONSOLE_CBMEM_BUFFER_SIZE=0x20000
|
CONFIG_CONSOLE_CBMEM_BUFFER_SIZE=0x20000
|
||||||
|
# CONFIG_INTEL_OC_MAILBOX_ENABLE_UNDERVOLTING is not set
|
||||||
CONFIG_CARDBUS_PLUGIN_SUPPORT=y
|
CONFIG_CARDBUS_PLUGIN_SUPPORT=y
|
||||||
CONFIG_SPI_FLASH_DONT_INCLUDE_ALL_DRIVERS=y
|
CONFIG_SPI_FLASH_DONT_INCLUDE_ALL_DRIVERS=y
|
||||||
CONFIG_USE_LEGACY_8254_TIMER=y
|
CONFIG_USE_LEGACY_8254_TIMER=y
|
||||||
@@ -209,7 +212,9 @@ CONFIG_GFX_GMA_PANEL_1_ON_EDP=y
|
|||||||
CONFIG_DRIVERS_UART_8250IO=y
|
CONFIG_DRIVERS_UART_8250IO=y
|
||||||
CONFIG_PC_CMOS_BASE_PORT_BANK1=0x72
|
CONFIG_PC_CMOS_BASE_PORT_BANK1=0x72
|
||||||
CONFIG_HEAP_SIZE=0x100000
|
CONFIG_HEAP_SIZE=0x100000
|
||||||
|
# CONFIG_BOOTMEDIA_SMM_BWP is not set
|
||||||
# CONFIG_DRIVERS_EFI_FW_INFO is not set
|
# CONFIG_DRIVERS_EFI_FW_INFO is not set
|
||||||
|
# CONFIG_TCG_OPAL_S3_UNLOCK is not set
|
||||||
CONFIG_BOARD_ROMSIZE_KB_16384=y
|
CONFIG_BOARD_ROMSIZE_KB_16384=y
|
||||||
# CONFIG_COREBOOT_ROMSIZE_KB_256 is not set
|
# CONFIG_COREBOOT_ROMSIZE_KB_256 is not set
|
||||||
# CONFIG_COREBOOT_ROMSIZE_KB_512 is not set
|
# CONFIG_COREBOOT_ROMSIZE_KB_512 is not set
|
||||||
@@ -281,7 +286,6 @@ CONFIG_FSP_STATUS_GLOBAL_RESET=0x40000003
|
|||||||
CONFIG_MAX_HECI_DEVICES=5
|
CONFIG_MAX_HECI_DEVICES=5
|
||||||
CONFIG_BOOTBLOCK_IN_CBFS=y
|
CONFIG_BOOTBLOCK_IN_CBFS=y
|
||||||
CONFIG_HAVE_PAM0_REGISTER=y
|
CONFIG_HAVE_PAM0_REGISTER=y
|
||||||
CONFIG_PCIEXP_COMMON_CLOCK=y
|
|
||||||
CONFIG_INTEL_TXT_BIOSACM_ALIGNMENT=0x40000
|
CONFIG_INTEL_TXT_BIOSACM_ALIGNMENT=0x40000
|
||||||
CONFIG_CPU_INTEL_NUM_FIT_ENTRIES=10
|
CONFIG_CPU_INTEL_NUM_FIT_ENTRIES=10
|
||||||
CONFIG_SOC_INTEL_GFX_FRAMEBUFFER_OFFSET=0x0
|
CONFIG_SOC_INTEL_GFX_FRAMEBUFFER_OFFSET=0x0
|
||||||
@@ -397,6 +401,14 @@ CONFIG_SOC_INTEL_COMMON_BLOCK_XDCI=y
|
|||||||
CONFIG_SOC_INTEL_COMMON_BLOCK_XHCI=y
|
CONFIG_SOC_INTEL_COMMON_BLOCK_XHCI=y
|
||||||
CONFIG_SOC_INTEL_COMMON_BLOCK_XHCI_ELOG=y
|
CONFIG_SOC_INTEL_COMMON_BLOCK_XHCI_ELOG=y
|
||||||
|
|
||||||
|
#
|
||||||
|
# Intel SoC Common Code for features
|
||||||
|
#
|
||||||
|
CONFIG_SOC_INTEL_COMMON_FEATURE=y
|
||||||
|
CONFIG_SOC_INTEL_COMMON_FEATURE_GSPI_DEVFN=y
|
||||||
|
CONFIG_SOC_INTEL_COMMON_FEATURE_I2C_DEVFN=y
|
||||||
|
CONFIG_SOC_INTEL_COMMON_FEATURE_UART_DEVICES=y
|
||||||
|
|
||||||
#
|
#
|
||||||
# Intel SoC Common PCH Code
|
# Intel SoC Common PCH Code
|
||||||
#
|
#
|
||||||
@@ -438,6 +450,7 @@ CONFIG_TSC_MONOTONIC_TIMER=y
|
|||||||
CONFIG_TSC_SYNC_MFENCE=y
|
CONFIG_TSC_SYNC_MFENCE=y
|
||||||
CONFIG_HAVE_SMI_HANDLER=y
|
CONFIG_HAVE_SMI_HANDLER=y
|
||||||
CONFIG_SMM_TSEG=y
|
CONFIG_SMM_TSEG=y
|
||||||
|
CONFIG_SMM_OPAL_S3_STATE_SMRAM_SIZE=0x0
|
||||||
CONFIG_SMM_PCI_RESOURCE_STORE_NUM_SLOTS=8
|
CONFIG_SMM_PCI_RESOURCE_STORE_NUM_SLOTS=8
|
||||||
CONFIG_AP_STACK_SIZE=0x800
|
CONFIG_AP_STACK_SIZE=0x800
|
||||||
CONFIG_SMP=y
|
CONFIG_SMP=y
|
||||||
@@ -459,6 +472,7 @@ CONFIG_CPU_MICROCODE_CBFS_DEFAULT_BINS=y
|
|||||||
#
|
#
|
||||||
# CONFIG_PCIEXP_HOTPLUG is not set
|
# CONFIG_PCIEXP_HOTPLUG is not set
|
||||||
CONFIG_INTEL_DESCRIPTOR_MODE_REQUIRED=y
|
CONFIG_INTEL_DESCRIPTOR_MODE_REQUIRED=y
|
||||||
|
CONFIG_PCIEXP_COMMON_CLOCK=y
|
||||||
CONFIG_SOUTHBRIDGE_INTEL_COMMON_SMBUS=y
|
CONFIG_SOUTHBRIDGE_INTEL_COMMON_SMBUS=y
|
||||||
CONFIG_INTEL_DESCRIPTOR_MODE_CAPABLE=y
|
CONFIG_INTEL_DESCRIPTOR_MODE_CAPABLE=y
|
||||||
# CONFIG_VALIDATE_INTEL_DESCRIPTOR is not set
|
# CONFIG_VALIDATE_INTEL_DESCRIPTOR is not set
|
||||||
@@ -501,6 +515,7 @@ CONFIG_ARCH_VERSTAGE_X86_32=y
|
|||||||
CONFIG_ARCH_ROMSTAGE_X86_32=y
|
CONFIG_ARCH_ROMSTAGE_X86_32=y
|
||||||
CONFIG_ARCH_POSTCAR_X86_32=y
|
CONFIG_ARCH_POSTCAR_X86_32=y
|
||||||
CONFIG_ARCH_RAMSTAGE_X86_32=y
|
CONFIG_ARCH_RAMSTAGE_X86_32=y
|
||||||
|
CONFIG_ARCH_SMM_X86_32=y
|
||||||
CONFIG_ARCH_ALL_STAGES_X86_32=y
|
CONFIG_ARCH_ALL_STAGES_X86_32=y
|
||||||
CONFIG_RESERVED_PHYSICAL_ADDRESS_BITS_SUPPORT=y
|
CONFIG_RESERVED_PHYSICAL_ADDRESS_BITS_SUPPORT=y
|
||||||
CONFIG_X86_TOP4G_BOOTMEDIA_MAP=y
|
CONFIG_X86_TOP4G_BOOTMEDIA_MAP=y
|
||||||
@@ -519,6 +534,7 @@ CONFIG_X86_BOOTBLOCK_EXTRA_PROGRAM_SZ=0
|
|||||||
CONFIG_DEFAULT_EBDA_LOWMEM=0x100000
|
CONFIG_DEFAULT_EBDA_LOWMEM=0x100000
|
||||||
CONFIG_DEFAULT_EBDA_SEGMENT=0xF600
|
CONFIG_DEFAULT_EBDA_SEGMENT=0xF600
|
||||||
CONFIG_DEFAULT_EBDA_SIZE=0x400
|
CONFIG_DEFAULT_EBDA_SIZE=0x400
|
||||||
|
CONFIG_IOAPIC=y
|
||||||
# end of Chipset
|
# end of Chipset
|
||||||
|
|
||||||
#
|
#
|
||||||
@@ -628,6 +644,7 @@ CONFIG_GFX_GMA_GENERATION="Skylake"
|
|||||||
CONFIG_GFX_GMA_PCH="Sunrise_Point"
|
CONFIG_GFX_GMA_PCH="Sunrise_Point"
|
||||||
CONFIG_GFX_GMA_PANEL_2_PORT="Disabled"
|
CONFIG_GFX_GMA_PANEL_2_PORT="Disabled"
|
||||||
CONFIG_GFX_GMA_ANALOG_I2C_PORT="PCH_DAC"
|
CONFIG_GFX_GMA_ANALOG_I2C_PORT="PCH_DAC"
|
||||||
|
CONFIG_DRIVERS_INTEL_OC_MAILBOX=y
|
||||||
# CONFIG_DRIVERS_NXP_UWB_SR1XX is not set
|
# CONFIG_DRIVERS_NXP_UWB_SR1XX is not set
|
||||||
# CONFIG_DRIVERS_PS2_KEYBOARD is not set
|
# CONFIG_DRIVERS_PS2_KEYBOARD is not set
|
||||||
CONFIG_DRIVERS_MC146818=y
|
CONFIG_DRIVERS_MC146818=y
|
||||||
@@ -665,6 +682,11 @@ CONFIG_PCR_FW_VER=10
|
|||||||
CONFIG_PCR_RUNTIME_DATA=3
|
CONFIG_PCR_RUNTIME_DATA=3
|
||||||
# end of Trusted Platform Module
|
# end of Trusted Platform Module
|
||||||
|
|
||||||
|
#
|
||||||
|
# TCG storage
|
||||||
|
#
|
||||||
|
# end of TCG storage
|
||||||
|
|
||||||
#
|
#
|
||||||
# Memory initialization
|
# Memory initialization
|
||||||
#
|
#
|
||||||
@@ -677,7 +699,6 @@ CONFIG_PLATFORM_HAS_DRAM_CLEAR=y
|
|||||||
CONFIG_BOOTMEDIA_LOCK_NONE=y
|
CONFIG_BOOTMEDIA_LOCK_NONE=y
|
||||||
# CONFIG_BOOTMEDIA_LOCK_CONTROLLER is not set
|
# CONFIG_BOOTMEDIA_LOCK_CONTROLLER is not set
|
||||||
# CONFIG_BOOTMEDIA_LOCK_CHIP is not set
|
# CONFIG_BOOTMEDIA_LOCK_CHIP is not set
|
||||||
# CONFIG_BOOTMEDIA_SMM_BWP is not set
|
|
||||||
# end of Security
|
# end of Security
|
||||||
|
|
||||||
CONFIG_ACPI_HAVE_PCAT_8259=y
|
CONFIG_ACPI_HAVE_PCAT_8259=y
|
||||||
@@ -748,7 +769,6 @@ CONFIG_HAVE_ACPI_RESUME=y
|
|||||||
CONFIG_RESUME_PATH_SAME_AS_BOOT=y
|
CONFIG_RESUME_PATH_SAME_AS_BOOT=y
|
||||||
CONFIG_HAVE_MONOTONIC_TIMER=y
|
CONFIG_HAVE_MONOTONIC_TIMER=y
|
||||||
CONFIG_HAVE_OPTION_TABLE=y
|
CONFIG_HAVE_OPTION_TABLE=y
|
||||||
CONFIG_IOAPIC=y
|
|
||||||
CONFIG_ACPI_NHLT=y
|
CONFIG_ACPI_NHLT=y
|
||||||
|
|
||||||
#
|
#
|
||||||
@@ -818,9 +838,11 @@ CONFIG_DECOMPRESS_OFAST=y
|
|||||||
# Boot Logo Configuration
|
# Boot Logo Configuration
|
||||||
#
|
#
|
||||||
# CONFIG_BMP_LOGO is not set
|
# CONFIG_BMP_LOGO is not set
|
||||||
|
CONFIG_PLATFORM_POST_RENDER_DELAY_SEC=5
|
||||||
|
# CONFIG_PLATFORM_HAS_SECONDARY_BOOT_INDICATOR_LOGO is not set
|
||||||
|
# CONFIG_FRAMEBUFFER_SPLASH_TEXT is not set
|
||||||
# end of Boot Logo Configuration
|
# end of Boot Logo Configuration
|
||||||
|
|
||||||
CONFIG_WARNINGS_ARE_ERRORS=y
|
|
||||||
CONFIG_MAX_REBOOT_CNT=3
|
CONFIG_MAX_REBOOT_CNT=3
|
||||||
CONFIG_RELOCATABLE_MODULES=y
|
CONFIG_RELOCATABLE_MODULES=y
|
||||||
CONFIG_GENERIC_GPIO_LIB=y
|
CONFIG_GENERIC_GPIO_LIB=y
|
||||||
|
|||||||
@@ -101,6 +101,7 @@ CONFIG_VENDOR_DELL=y
|
|||||||
# CONFIG_VENDOR_PRODRIVE is not set
|
# CONFIG_VENDOR_PRODRIVE is not set
|
||||||
# CONFIG_VENDOR_PROTECTLI is not set
|
# CONFIG_VENDOR_PROTECTLI is not set
|
||||||
# CONFIG_VENDOR_PURISM is not set
|
# CONFIG_VENDOR_PURISM is not set
|
||||||
|
# CONFIG_VENDOR_QOTOM is not set
|
||||||
# CONFIG_VENDOR_RAPTOR_CS is not set
|
# CONFIG_VENDOR_RAPTOR_CS is not set
|
||||||
# CONFIG_VENDOR_RAZER is not set
|
# CONFIG_VENDOR_RAZER is not set
|
||||||
# CONFIG_VENDOR_RODA is not set
|
# CONFIG_VENDOR_RODA is not set
|
||||||
@@ -158,6 +159,7 @@ CONFIG_BOOT_DEVICE_SPI_FLASH_BUS=0
|
|||||||
# CONFIG_BOARD_DELL_E4300 is not set
|
# CONFIG_BOARD_DELL_E4300 is not set
|
||||||
# CONFIG_BOARD_DELL_E6400 is not set
|
# CONFIG_BOARD_DELL_E6400 is not set
|
||||||
# CONFIG_BOARD_DELL_LATITUDE_E7240 is not set
|
# CONFIG_BOARD_DELL_LATITUDE_E7240 is not set
|
||||||
|
# CONFIG_BOARD_DELL_OPTIPLEX_3040 is not set
|
||||||
# CONFIG_BOARD_DELL_OPTIPLEX_780_MT is not set
|
# CONFIG_BOARD_DELL_OPTIPLEX_780_MT is not set
|
||||||
# CONFIG_BOARD_DELL_OPTIPLEX_780_USFF is not set
|
# CONFIG_BOARD_DELL_OPTIPLEX_780_USFF is not set
|
||||||
# CONFIG_BOARD_DELL_OPTIPLEX_9020_SFF is not set
|
# CONFIG_BOARD_DELL_OPTIPLEX_9020_SFF is not set
|
||||||
@@ -190,6 +192,7 @@ CONFIG_IFD_BIN_PATH="../../../config/ifd/3050micro/ifd"
|
|||||||
CONFIG_ME_BIN_PATH="../../../vendorfiles/3050micro/me.bin"
|
CONFIG_ME_BIN_PATH="../../../vendorfiles/3050micro/me.bin"
|
||||||
CONFIG_MAINBOARD_SUPPORTS_SKYLAKE_CPU=y
|
CONFIG_MAINBOARD_SUPPORTS_SKYLAKE_CPU=y
|
||||||
CONFIG_CONSOLE_CBMEM_BUFFER_SIZE=0x20000
|
CONFIG_CONSOLE_CBMEM_BUFFER_SIZE=0x20000
|
||||||
|
# CONFIG_INTEL_OC_MAILBOX_ENABLE_UNDERVOLTING is not set
|
||||||
CONFIG_CARDBUS_PLUGIN_SUPPORT=y
|
CONFIG_CARDBUS_PLUGIN_SUPPORT=y
|
||||||
CONFIG_SPI_FLASH_DONT_INCLUDE_ALL_DRIVERS=y
|
CONFIG_SPI_FLASH_DONT_INCLUDE_ALL_DRIVERS=y
|
||||||
CONFIG_USE_LEGACY_8254_TIMER=y
|
CONFIG_USE_LEGACY_8254_TIMER=y
|
||||||
@@ -207,7 +210,9 @@ CONFIG_GFX_GMA_PANEL_1_ON_EDP=y
|
|||||||
CONFIG_DRIVERS_UART_8250IO=y
|
CONFIG_DRIVERS_UART_8250IO=y
|
||||||
CONFIG_PC_CMOS_BASE_PORT_BANK1=0x72
|
CONFIG_PC_CMOS_BASE_PORT_BANK1=0x72
|
||||||
CONFIG_HEAP_SIZE=0x100000
|
CONFIG_HEAP_SIZE=0x100000
|
||||||
|
# CONFIG_BOOTMEDIA_SMM_BWP is not set
|
||||||
# CONFIG_DRIVERS_EFI_FW_INFO is not set
|
# CONFIG_DRIVERS_EFI_FW_INFO is not set
|
||||||
|
# CONFIG_TCG_OPAL_S3_UNLOCK is not set
|
||||||
CONFIG_BOARD_ROMSIZE_KB_16384=y
|
CONFIG_BOARD_ROMSIZE_KB_16384=y
|
||||||
# CONFIG_COREBOOT_ROMSIZE_KB_256 is not set
|
# CONFIG_COREBOOT_ROMSIZE_KB_256 is not set
|
||||||
# CONFIG_COREBOOT_ROMSIZE_KB_512 is not set
|
# CONFIG_COREBOOT_ROMSIZE_KB_512 is not set
|
||||||
@@ -279,7 +284,6 @@ CONFIG_FSP_STATUS_GLOBAL_RESET=0x40000003
|
|||||||
CONFIG_MAX_HECI_DEVICES=5
|
CONFIG_MAX_HECI_DEVICES=5
|
||||||
CONFIG_BOOTBLOCK_IN_CBFS=y
|
CONFIG_BOOTBLOCK_IN_CBFS=y
|
||||||
CONFIG_HAVE_PAM0_REGISTER=y
|
CONFIG_HAVE_PAM0_REGISTER=y
|
||||||
CONFIG_PCIEXP_COMMON_CLOCK=y
|
|
||||||
CONFIG_INTEL_TXT_BIOSACM_ALIGNMENT=0x40000
|
CONFIG_INTEL_TXT_BIOSACM_ALIGNMENT=0x40000
|
||||||
CONFIG_CPU_INTEL_NUM_FIT_ENTRIES=10
|
CONFIG_CPU_INTEL_NUM_FIT_ENTRIES=10
|
||||||
CONFIG_SOC_INTEL_GFX_FRAMEBUFFER_OFFSET=0x0
|
CONFIG_SOC_INTEL_GFX_FRAMEBUFFER_OFFSET=0x0
|
||||||
@@ -395,6 +399,14 @@ CONFIG_SOC_INTEL_COMMON_BLOCK_XDCI=y
|
|||||||
CONFIG_SOC_INTEL_COMMON_BLOCK_XHCI=y
|
CONFIG_SOC_INTEL_COMMON_BLOCK_XHCI=y
|
||||||
CONFIG_SOC_INTEL_COMMON_BLOCK_XHCI_ELOG=y
|
CONFIG_SOC_INTEL_COMMON_BLOCK_XHCI_ELOG=y
|
||||||
|
|
||||||
|
#
|
||||||
|
# Intel SoC Common Code for features
|
||||||
|
#
|
||||||
|
CONFIG_SOC_INTEL_COMMON_FEATURE=y
|
||||||
|
CONFIG_SOC_INTEL_COMMON_FEATURE_GSPI_DEVFN=y
|
||||||
|
CONFIG_SOC_INTEL_COMMON_FEATURE_I2C_DEVFN=y
|
||||||
|
CONFIG_SOC_INTEL_COMMON_FEATURE_UART_DEVICES=y
|
||||||
|
|
||||||
#
|
#
|
||||||
# Intel SoC Common PCH Code
|
# Intel SoC Common PCH Code
|
||||||
#
|
#
|
||||||
@@ -436,6 +448,7 @@ CONFIG_TSC_MONOTONIC_TIMER=y
|
|||||||
CONFIG_TSC_SYNC_MFENCE=y
|
CONFIG_TSC_SYNC_MFENCE=y
|
||||||
CONFIG_HAVE_SMI_HANDLER=y
|
CONFIG_HAVE_SMI_HANDLER=y
|
||||||
CONFIG_SMM_TSEG=y
|
CONFIG_SMM_TSEG=y
|
||||||
|
CONFIG_SMM_OPAL_S3_STATE_SMRAM_SIZE=0x0
|
||||||
CONFIG_SMM_PCI_RESOURCE_STORE_NUM_SLOTS=8
|
CONFIG_SMM_PCI_RESOURCE_STORE_NUM_SLOTS=8
|
||||||
CONFIG_AP_STACK_SIZE=0x800
|
CONFIG_AP_STACK_SIZE=0x800
|
||||||
CONFIG_SMP=y
|
CONFIG_SMP=y
|
||||||
@@ -457,6 +470,7 @@ CONFIG_CPU_MICROCODE_CBFS_DEFAULT_BINS=y
|
|||||||
#
|
#
|
||||||
# CONFIG_PCIEXP_HOTPLUG is not set
|
# CONFIG_PCIEXP_HOTPLUG is not set
|
||||||
CONFIG_INTEL_DESCRIPTOR_MODE_REQUIRED=y
|
CONFIG_INTEL_DESCRIPTOR_MODE_REQUIRED=y
|
||||||
|
CONFIG_PCIEXP_COMMON_CLOCK=y
|
||||||
CONFIG_SOUTHBRIDGE_INTEL_COMMON_SMBUS=y
|
CONFIG_SOUTHBRIDGE_INTEL_COMMON_SMBUS=y
|
||||||
CONFIG_INTEL_DESCRIPTOR_MODE_CAPABLE=y
|
CONFIG_INTEL_DESCRIPTOR_MODE_CAPABLE=y
|
||||||
# CONFIG_VALIDATE_INTEL_DESCRIPTOR is not set
|
# CONFIG_VALIDATE_INTEL_DESCRIPTOR is not set
|
||||||
@@ -499,6 +513,7 @@ CONFIG_ARCH_VERSTAGE_X86_32=y
|
|||||||
CONFIG_ARCH_ROMSTAGE_X86_32=y
|
CONFIG_ARCH_ROMSTAGE_X86_32=y
|
||||||
CONFIG_ARCH_POSTCAR_X86_32=y
|
CONFIG_ARCH_POSTCAR_X86_32=y
|
||||||
CONFIG_ARCH_RAMSTAGE_X86_32=y
|
CONFIG_ARCH_RAMSTAGE_X86_32=y
|
||||||
|
CONFIG_ARCH_SMM_X86_32=y
|
||||||
CONFIG_ARCH_ALL_STAGES_X86_32=y
|
CONFIG_ARCH_ALL_STAGES_X86_32=y
|
||||||
CONFIG_RESERVED_PHYSICAL_ADDRESS_BITS_SUPPORT=y
|
CONFIG_RESERVED_PHYSICAL_ADDRESS_BITS_SUPPORT=y
|
||||||
CONFIG_X86_TOP4G_BOOTMEDIA_MAP=y
|
CONFIG_X86_TOP4G_BOOTMEDIA_MAP=y
|
||||||
@@ -517,6 +532,7 @@ CONFIG_X86_BOOTBLOCK_EXTRA_PROGRAM_SZ=0
|
|||||||
CONFIG_DEFAULT_EBDA_LOWMEM=0x100000
|
CONFIG_DEFAULT_EBDA_LOWMEM=0x100000
|
||||||
CONFIG_DEFAULT_EBDA_SEGMENT=0xF600
|
CONFIG_DEFAULT_EBDA_SEGMENT=0xF600
|
||||||
CONFIG_DEFAULT_EBDA_SIZE=0x400
|
CONFIG_DEFAULT_EBDA_SIZE=0x400
|
||||||
|
CONFIG_IOAPIC=y
|
||||||
# end of Chipset
|
# end of Chipset
|
||||||
|
|
||||||
#
|
#
|
||||||
@@ -620,6 +636,7 @@ CONFIG_GFX_GMA_GENERATION="Skylake"
|
|||||||
CONFIG_GFX_GMA_PCH="Sunrise_Point"
|
CONFIG_GFX_GMA_PCH="Sunrise_Point"
|
||||||
CONFIG_GFX_GMA_PANEL_2_PORT="Disabled"
|
CONFIG_GFX_GMA_PANEL_2_PORT="Disabled"
|
||||||
CONFIG_GFX_GMA_ANALOG_I2C_PORT="PCH_DAC"
|
CONFIG_GFX_GMA_ANALOG_I2C_PORT="PCH_DAC"
|
||||||
|
CONFIG_DRIVERS_INTEL_OC_MAILBOX=y
|
||||||
# CONFIG_DRIVERS_NXP_UWB_SR1XX is not set
|
# CONFIG_DRIVERS_NXP_UWB_SR1XX is not set
|
||||||
# CONFIG_DRIVERS_PS2_KEYBOARD is not set
|
# CONFIG_DRIVERS_PS2_KEYBOARD is not set
|
||||||
CONFIG_DRIVERS_MC146818=y
|
CONFIG_DRIVERS_MC146818=y
|
||||||
@@ -658,6 +675,11 @@ CONFIG_PCR_FW_VER=10
|
|||||||
CONFIG_PCR_RUNTIME_DATA=3
|
CONFIG_PCR_RUNTIME_DATA=3
|
||||||
# end of Trusted Platform Module
|
# end of Trusted Platform Module
|
||||||
|
|
||||||
|
#
|
||||||
|
# TCG storage
|
||||||
|
#
|
||||||
|
# end of TCG storage
|
||||||
|
|
||||||
#
|
#
|
||||||
# Memory initialization
|
# Memory initialization
|
||||||
#
|
#
|
||||||
@@ -670,7 +692,6 @@ CONFIG_PLATFORM_HAS_DRAM_CLEAR=y
|
|||||||
CONFIG_BOOTMEDIA_LOCK_NONE=y
|
CONFIG_BOOTMEDIA_LOCK_NONE=y
|
||||||
# CONFIG_BOOTMEDIA_LOCK_CONTROLLER is not set
|
# CONFIG_BOOTMEDIA_LOCK_CONTROLLER is not set
|
||||||
# CONFIG_BOOTMEDIA_LOCK_CHIP is not set
|
# CONFIG_BOOTMEDIA_LOCK_CHIP is not set
|
||||||
# CONFIG_BOOTMEDIA_SMM_BWP is not set
|
|
||||||
# end of Security
|
# end of Security
|
||||||
|
|
||||||
CONFIG_ACPI_HAVE_PCAT_8259=y
|
CONFIG_ACPI_HAVE_PCAT_8259=y
|
||||||
@@ -741,7 +762,6 @@ CONFIG_HAVE_ACPI_RESUME=y
|
|||||||
CONFIG_RESUME_PATH_SAME_AS_BOOT=y
|
CONFIG_RESUME_PATH_SAME_AS_BOOT=y
|
||||||
CONFIG_HAVE_MONOTONIC_TIMER=y
|
CONFIG_HAVE_MONOTONIC_TIMER=y
|
||||||
CONFIG_HAVE_OPTION_TABLE=y
|
CONFIG_HAVE_OPTION_TABLE=y
|
||||||
CONFIG_IOAPIC=y
|
|
||||||
CONFIG_ACPI_NHLT=y
|
CONFIG_ACPI_NHLT=y
|
||||||
|
|
||||||
#
|
#
|
||||||
@@ -811,9 +831,11 @@ CONFIG_DECOMPRESS_OFAST=y
|
|||||||
# Boot Logo Configuration
|
# Boot Logo Configuration
|
||||||
#
|
#
|
||||||
# CONFIG_BMP_LOGO is not set
|
# CONFIG_BMP_LOGO is not set
|
||||||
|
CONFIG_PLATFORM_POST_RENDER_DELAY_SEC=5
|
||||||
|
# CONFIG_PLATFORM_HAS_SECONDARY_BOOT_INDICATOR_LOGO is not set
|
||||||
|
# CONFIG_FRAMEBUFFER_SPLASH_TEXT is not set
|
||||||
# end of Boot Logo Configuration
|
# end of Boot Logo Configuration
|
||||||
|
|
||||||
CONFIG_WARNINGS_ARE_ERRORS=y
|
|
||||||
CONFIG_MAX_REBOOT_CNT=3
|
CONFIG_MAX_REBOOT_CNT=3
|
||||||
CONFIG_RELOCATABLE_MODULES=y
|
CONFIG_RELOCATABLE_MODULES=y
|
||||||
CONFIG_GENERIC_GPIO_LIB=y
|
CONFIG_GENERIC_GPIO_LIB=y
|
||||||
|
|||||||
@@ -0,0 +1,833 @@
|
|||||||
|
#
|
||||||
|
# Automatically generated file; DO NOT EDIT.
|
||||||
|
# coreboot configuration
|
||||||
|
#
|
||||||
|
|
||||||
|
#
|
||||||
|
# General setup
|
||||||
|
#
|
||||||
|
CONFIG_LOCALVERSION=""
|
||||||
|
CONFIG_CBFS_PREFIX="fallback"
|
||||||
|
CONFIG_COMPILER_GCC=y
|
||||||
|
# CONFIG_COMPILER_LLVM_CLANG is not set
|
||||||
|
# CONFIG_ANY_TOOLCHAIN is not set
|
||||||
|
# CONFIG_CCACHE is not set
|
||||||
|
# CONFIG_LTO is not set
|
||||||
|
# CONFIG_IWYU is not set
|
||||||
|
# CONFIG_FMD_GENPARSER is not set
|
||||||
|
# CONFIG_UTIL_GENPARSER is not set
|
||||||
|
# CONFIG_OPTION_BACKEND_NONE is not set
|
||||||
|
CONFIG_USE_OPTION_TABLE=y
|
||||||
|
# CONFIG_USE_CBFS_FILE_OPTION_BACKEND is not set
|
||||||
|
CONFIG_STATIC_OPTION_TABLE=y
|
||||||
|
CONFIG_COMPRESS_RAMSTAGE_LZMA=y
|
||||||
|
# CONFIG_COMPRESS_RAMSTAGE_LZ4 is not set
|
||||||
|
# CONFIG_COMPRESS_RAMSTAGE_ZSTD is not set
|
||||||
|
CONFIG_SEPARATE_ROMSTAGE=y
|
||||||
|
CONFIG_INCLUDE_CONFIG_FILE=y
|
||||||
|
CONFIG_COLLECT_TIMESTAMPS=y
|
||||||
|
# CONFIG_TIMESTAMPS_ON_CONSOLE is not set
|
||||||
|
CONFIG_USE_BLOBS=y
|
||||||
|
# CONFIG_USE_AMD_BLOBS is not set
|
||||||
|
# CONFIG_USE_QC_BLOBS is not set
|
||||||
|
# CONFIG_COVERAGE is not set
|
||||||
|
# CONFIG_UBSAN is not set
|
||||||
|
CONFIG_HAVE_ASAN_IN_RAMSTAGE=y
|
||||||
|
# CONFIG_ASAN is not set
|
||||||
|
# CONFIG_NO_STAGE_CACHE is not set
|
||||||
|
CONFIG_TSEG_STAGE_CACHE=y
|
||||||
|
# CONFIG_UPDATE_IMAGE is not set
|
||||||
|
# CONFIG_BOOTSPLASH_IMAGE is not set
|
||||||
|
|
||||||
|
#
|
||||||
|
# Software Bill Of Materials (SBOM)
|
||||||
|
#
|
||||||
|
# CONFIG_SBOM is not set
|
||||||
|
# end of Software Bill Of Materials (SBOM)
|
||||||
|
# end of General setup
|
||||||
|
|
||||||
|
#
|
||||||
|
# Mainboard
|
||||||
|
#
|
||||||
|
|
||||||
|
#
|
||||||
|
# Important: Run 'make distclean' before switching boards
|
||||||
|
#
|
||||||
|
# CONFIG_VENDOR_51NB is not set
|
||||||
|
# CONFIG_VENDOR_ACER is not set
|
||||||
|
# CONFIG_VENDOR_AMD is not set
|
||||||
|
# CONFIG_VENDOR_AOOSTAR is not set
|
||||||
|
# CONFIG_VENDOR_AOPEN is not set
|
||||||
|
# CONFIG_VENDOR_APPLE is not set
|
||||||
|
# CONFIG_VENDOR_ARM is not set
|
||||||
|
# CONFIG_VENDOR_ASROCK is not set
|
||||||
|
# CONFIG_VENDOR_ASUS is not set
|
||||||
|
# CONFIG_VENDOR_BIOSTAR is not set
|
||||||
|
# CONFIG_VENDOR_BOSTENTECH is not set
|
||||||
|
# CONFIG_VENDOR_BYTEDANCE is not set
|
||||||
|
# CONFIG_VENDOR_CAVIUM is not set
|
||||||
|
# CONFIG_VENDOR_CLEVO is not set
|
||||||
|
# CONFIG_VENDOR_COMPULAB is not set
|
||||||
|
# CONFIG_VENDOR_CWWK is not set
|
||||||
|
CONFIG_VENDOR_DELL=y
|
||||||
|
# CONFIG_VENDOR_EMULATION is not set
|
||||||
|
# CONFIG_VENDOR_ERYING is not set
|
||||||
|
# CONFIG_VENDOR_EXAMPLE is not set
|
||||||
|
# CONFIG_VENDOR_FACEBOOK is not set
|
||||||
|
# CONFIG_VENDOR_FOXCONN is not set
|
||||||
|
# CONFIG_VENDOR_FRAMEWORK is not set
|
||||||
|
# CONFIG_VENDOR_GETAC is not set
|
||||||
|
# CONFIG_VENDOR_GIGABYTE is not set
|
||||||
|
# CONFIG_VENDOR_GOOGLE is not set
|
||||||
|
# CONFIG_VENDOR_HARDKERNEL is not set
|
||||||
|
# CONFIG_VENDOR_HP is not set
|
||||||
|
# CONFIG_VENDOR_IBASE is not set
|
||||||
|
# CONFIG_VENDOR_IBM is not set
|
||||||
|
# CONFIG_VENDOR_INTEL is not set
|
||||||
|
# CONFIG_VENDOR_INVENTEC is not set
|
||||||
|
# CONFIG_VENDOR_KONTRON is not set
|
||||||
|
# CONFIG_VENDOR_LATTEPANDA is not set
|
||||||
|
# CONFIG_VENDOR_LENOVO is not set
|
||||||
|
# CONFIG_VENDOR_LIBRETREND is not set
|
||||||
|
# CONFIG_VENDOR_MITAC_COMPUTING is not set
|
||||||
|
# CONFIG_VENDOR_MSI is not set
|
||||||
|
# CONFIG_VENDOR_NOVACUSTOM is not set
|
||||||
|
# CONFIG_VENDOR_OCP is not set
|
||||||
|
# CONFIG_VENDOR_OPENCELLULAR is not set
|
||||||
|
# CONFIG_VENDOR_PACKARDBELL is not set
|
||||||
|
# CONFIG_VENDOR_PCENGINES is not set
|
||||||
|
# CONFIG_VENDOR_PINE64 is not set
|
||||||
|
# CONFIG_VENDOR_PORTWELL is not set
|
||||||
|
# CONFIG_VENDOR_PRODRIVE is not set
|
||||||
|
# CONFIG_VENDOR_PROTECTLI is not set
|
||||||
|
# CONFIG_VENDOR_PURISM is not set
|
||||||
|
# CONFIG_VENDOR_QOTOM is not set
|
||||||
|
# CONFIG_VENDOR_RAPTOR_CS is not set
|
||||||
|
# CONFIG_VENDOR_RAZER is not set
|
||||||
|
# CONFIG_VENDOR_RODA is not set
|
||||||
|
# CONFIG_VENDOR_SAMSUNG is not set
|
||||||
|
# CONFIG_VENDOR_SAPPHIRE is not set
|
||||||
|
# CONFIG_VENDOR_SIEMENS is not set
|
||||||
|
# CONFIG_VENDOR_SIFIVE is not set
|
||||||
|
# CONFIG_VENDOR_STARLABS is not set
|
||||||
|
# CONFIG_VENDOR_SUPERMICRO is not set
|
||||||
|
# CONFIG_VENDOR_SYSTEM76 is not set
|
||||||
|
# CONFIG_VENDOR_TI is not set
|
||||||
|
# CONFIG_VENDOR_TOPTON is not set
|
||||||
|
# CONFIG_VENDOR_UP is not set
|
||||||
|
# CONFIG_VENDOR_VIA is not set
|
||||||
|
CONFIG_MAINBOARD_PART_NUMBER="OptiPlex 3050 Micro"
|
||||||
|
CONFIG_MAINBOARD_VERSION="1.0"
|
||||||
|
CONFIG_MAINBOARD_DIR="dell/sklkbl_desktops"
|
||||||
|
CONFIG_VGA_BIOS_ID="8086,0406"
|
||||||
|
CONFIG_DIMM_MAX=4
|
||||||
|
CONFIG_DIMM_SPD_SIZE=512
|
||||||
|
CONFIG_FMDFILE=""
|
||||||
|
# CONFIG_NO_POST is not set
|
||||||
|
CONFIG_MAINBOARD_VENDOR="Dell Inc."
|
||||||
|
CONFIG_CBFS_SIZE=0xEEE000
|
||||||
|
# CONFIG_CONSOLE_SERIAL is not set
|
||||||
|
CONFIG_LINEAR_FRAMEBUFFER_MAX_HEIGHT=2160
|
||||||
|
CONFIG_LINEAR_FRAMEBUFFER_MAX_WIDTH=3840
|
||||||
|
CONFIG_MAX_CPUS=16
|
||||||
|
# CONFIG_ONBOARD_VGA_IS_PRIMARY is not set
|
||||||
|
CONFIG_POST_DEVICE=y
|
||||||
|
CONFIG_POST_IO=y
|
||||||
|
CONFIG_VARIANT_DIR="optiplex_3050"
|
||||||
|
CONFIG_OVERRIDE_DEVICETREE="variants/$(CONFIG_VARIANT_DIR)/overridetree.cb"
|
||||||
|
CONFIG_DEVICETREE="devicetree.cb"
|
||||||
|
# CONFIG_VBOOT is not set
|
||||||
|
# CONFIG_VGA_BIOS is not set
|
||||||
|
CONFIG_PCIEXP_ASPM=y
|
||||||
|
CONFIG_PCIEXP_L1_SUB_STATE=y
|
||||||
|
CONFIG_PCIEXP_CLK_PM=y
|
||||||
|
CONFIG_MAINBOARD_SMBIOS_MANUFACTURER="Dell Inc."
|
||||||
|
CONFIG_ECAM_MMCONF_BASE_ADDRESS=0xe0000000
|
||||||
|
CONFIG_ECAM_MMCONF_BUS_NUMBER=256
|
||||||
|
CONFIG_MEMLAYOUT_LD_FILE="src/arch/x86/memlayout.ld"
|
||||||
|
# CONFIG_FATAL_ASSERTS is not set
|
||||||
|
CONFIG_INTEL_GMA_VBT_FILE="src/mainboard/$(MAINBOARDDIR)/variants/$(CONFIG_VARIANT_DIR)/data.vbt"
|
||||||
|
# CONFIG_DISABLE_HECI1_AT_PRE_BOOT is not set
|
||||||
|
CONFIG_PRERAM_CBMEM_CONSOLE_SIZE=0xc00
|
||||||
|
CONFIG_MAINBOARD_SMBIOS_PRODUCT_NAME="OptiPlex 3050 Micro"
|
||||||
|
# CONFIG_CONSOLE_POST is not set
|
||||||
|
CONFIG_FSP_FD_PATH="3rdparty/fsp/KabylakeFspBinPkg/Fsp.fd"
|
||||||
|
CONFIG_MAX_SOCKET=1
|
||||||
|
CONFIG_CMOS_DEFAULT_FILE="src/mainboard/$(MAINBOARDDIR)/cmos.default"
|
||||||
|
CONFIG_CMOS_LAYOUT_FILE="src/mainboard/$(MAINBOARDDIR)/cmos.layout"
|
||||||
|
CONFIG_USE_PM_ACPI_TIMER=y
|
||||||
|
CONFIG_BOOT_DEVICE_SPI_FLASH_BUS=0
|
||||||
|
# CONFIG_BOARD_DELL_E4300 is not set
|
||||||
|
# CONFIG_BOARD_DELL_E6400 is not set
|
||||||
|
# CONFIG_BOARD_DELL_LATITUDE_E7240 is not set
|
||||||
|
# CONFIG_BOARD_DELL_OPTIPLEX_3040 is not set
|
||||||
|
# CONFIG_BOARD_DELL_OPTIPLEX_780_MT is not set
|
||||||
|
# CONFIG_BOARD_DELL_OPTIPLEX_780_USFF is not set
|
||||||
|
# CONFIG_BOARD_DELL_OPTIPLEX_9020_SFF is not set
|
||||||
|
# CONFIG_BOARD_DELL_OPTIPLEX_9020_MT is not set
|
||||||
|
CONFIG_BOARD_DELL_OPTIPLEX_3050=y
|
||||||
|
# CONFIG_BOARD_DELL_LATITUDE_E5420 is not set
|
||||||
|
# CONFIG_BOARD_DELL_LATITUDE_E5520 is not set
|
||||||
|
# CONFIG_BOARD_DELL_LATITUDE_E6220 is not set
|
||||||
|
# CONFIG_BOARD_DELL_LATITUDE_E6320 is not set
|
||||||
|
# CONFIG_BOARD_DELL_LATITUDE_E6420 is not set
|
||||||
|
# CONFIG_BOARD_DELL_LATITUDE_E6520 is not set
|
||||||
|
# CONFIG_BOARD_DELL_LATITUDE_E5530 is not set
|
||||||
|
# CONFIG_BOARD_DELL_LATITUDE_E6230 is not set
|
||||||
|
# CONFIG_BOARD_DELL_LATITUDE_E6330 is not set
|
||||||
|
# CONFIG_BOARD_DELL_LATITUDE_E6430 is not set
|
||||||
|
# CONFIG_BOARD_DELL_LATITUDE_E6530 is not set
|
||||||
|
# CONFIG_BOARD_DELL_OPTIPLEX_9010 is not set
|
||||||
|
# CONFIG_BOARD_DELL_PRECISION_T1650 is not set
|
||||||
|
# CONFIG_BOARD_DELL_XPS_8300 is not set
|
||||||
|
CONFIG_BOARD_DELL_SKLKBL_DESKTOPS_COMMON=y
|
||||||
|
CONFIG_DCACHE_RAM_BASE=0xfef00000
|
||||||
|
CONFIG_DCACHE_RAM_SIZE=0x40000
|
||||||
|
CONFIG_C_ENV_BOOTBLOCK_SIZE=0x40000
|
||||||
|
CONFIG_DCACHE_BSP_STACK_SIZE=0x4000
|
||||||
|
CONFIG_MAX_ACPI_TABLE_SIZE_KB=144
|
||||||
|
CONFIG_HAVE_INTEL_FIRMWARE=y
|
||||||
|
CONFIG_MRC_SETTINGS_CACHE_SIZE=0x10000
|
||||||
|
CONFIG_DRIVERS_INTEL_WIFI=y
|
||||||
|
CONFIG_IFD_BIN_PATH="../../../config/ifd/3050micro/ifd"
|
||||||
|
CONFIG_ME_BIN_PATH="../../../vendorfiles/3050micro/me.bin"
|
||||||
|
CONFIG_MAINBOARD_SUPPORTS_SKYLAKE_CPU=y
|
||||||
|
CONFIG_CONSOLE_CBMEM_BUFFER_SIZE=0x20000
|
||||||
|
# CONFIG_INTEL_OC_MAILBOX_ENABLE_UNDERVOLTING is not set
|
||||||
|
CONFIG_CARDBUS_PLUGIN_SUPPORT=y
|
||||||
|
CONFIG_SPI_FLASH_DONT_INCLUDE_ALL_DRIVERS=y
|
||||||
|
CONFIG_USE_LEGACY_8254_TIMER=y
|
||||||
|
# CONFIG_DEBUG_SMI is not set
|
||||||
|
# CONFIG_SOC_INTEL_COMMON_BLOCK_SGX_ENABLE is not set
|
||||||
|
CONFIG_HAVE_IFD_BIN=y
|
||||||
|
CONFIG_PS2K_EISAID="PNP0303"
|
||||||
|
CONFIG_PS2M_EISAID="PNP0F13"
|
||||||
|
CONFIG_GFX_GMA_PANEL_1_PORT="eDP"
|
||||||
|
# CONFIG_SOC_INTEL_CSE_SEND_EOP_EARLY is not set
|
||||||
|
CONFIG_POWER_STATE_DEFAULT_ON_AFTER_FAILURE=y
|
||||||
|
CONFIG_D3COLD_SUPPORT=y
|
||||||
|
CONFIG_GFX_GMA_PANEL_1_ON_EDP=y
|
||||||
|
CONFIG_DRIVERS_UART_8250IO=y
|
||||||
|
CONFIG_PC_CMOS_BASE_PORT_BANK1=0x72
|
||||||
|
CONFIG_HEAP_SIZE=0x100000
|
||||||
|
# CONFIG_BOOTMEDIA_SMM_BWP is not set
|
||||||
|
# CONFIG_DRIVERS_EFI_FW_INFO is not set
|
||||||
|
# CONFIG_TCG_OPAL_S3_UNLOCK is not set
|
||||||
|
CONFIG_BOARD_ROMSIZE_KB_16384=y
|
||||||
|
# CONFIG_COREBOOT_ROMSIZE_KB_256 is not set
|
||||||
|
# CONFIG_COREBOOT_ROMSIZE_KB_512 is not set
|
||||||
|
# CONFIG_COREBOOT_ROMSIZE_KB_1024 is not set
|
||||||
|
# CONFIG_COREBOOT_ROMSIZE_KB_2048 is not set
|
||||||
|
# CONFIG_COREBOOT_ROMSIZE_KB_4096 is not set
|
||||||
|
# CONFIG_COREBOOT_ROMSIZE_KB_5120 is not set
|
||||||
|
# CONFIG_COREBOOT_ROMSIZE_KB_6144 is not set
|
||||||
|
# CONFIG_COREBOOT_ROMSIZE_KB_8192 is not set
|
||||||
|
# CONFIG_COREBOOT_ROMSIZE_KB_10240 is not set
|
||||||
|
# CONFIG_COREBOOT_ROMSIZE_KB_12288 is not set
|
||||||
|
CONFIG_COREBOOT_ROMSIZE_KB_16384=y
|
||||||
|
# CONFIG_COREBOOT_ROMSIZE_KB_24576 is not set
|
||||||
|
# CONFIG_COREBOOT_ROMSIZE_KB_32768 is not set
|
||||||
|
# CONFIG_COREBOOT_ROMSIZE_KB_65536 is not set
|
||||||
|
CONFIG_COREBOOT_ROMSIZE_KB=16384
|
||||||
|
CONFIG_ROM_SIZE=0x01000000
|
||||||
|
CONFIG_HAVE_POWER_STATE_AFTER_FAILURE=y
|
||||||
|
CONFIG_HAVE_POWER_STATE_PREVIOUS_AFTER_FAILURE=y
|
||||||
|
# CONFIG_POWER_STATE_OFF_AFTER_FAILURE is not set
|
||||||
|
CONFIG_POWER_STATE_ON_AFTER_FAILURE=y
|
||||||
|
# CONFIG_POWER_STATE_PREVIOUS_AFTER_FAILURE is not set
|
||||||
|
CONFIG_MAINBOARD_POWER_FAILURE_STATE=1
|
||||||
|
# end of Mainboard
|
||||||
|
|
||||||
|
#
|
||||||
|
# Chipset
|
||||||
|
#
|
||||||
|
|
||||||
|
#
|
||||||
|
# SoC
|
||||||
|
#
|
||||||
|
CONFIG_CHIPSET_DEVICETREE="soc/intel/skylake/chipset.cb"
|
||||||
|
CONFIG_FSP_M_FILE="../../../vendorfiles/kabylake/Fsp_M.fd"
|
||||||
|
CONFIG_FSP_S_FILE="../../../vendorfiles/kabylake/Fsp_S.fd"
|
||||||
|
CONFIG_CBFS_MCACHE_SIZE=0x4000
|
||||||
|
CONFIG_ROMSTAGE_ADDR=0x2000000
|
||||||
|
CONFIG_VERSTAGE_ADDR=0x2000000
|
||||||
|
CONFIG_SMM_TSEG_SIZE=0x800000
|
||||||
|
CONFIG_SMM_RESERVED_SIZE=0x200000
|
||||||
|
CONFIG_SMM_MODULE_STACK_SIZE=0x800
|
||||||
|
CONFIG_ACPI_BERT_SIZE=0x0
|
||||||
|
CONFIG_DRIVERS_I2C_DESIGNWARE_CLOCK_MHZ=120
|
||||||
|
CONFIG_CPU_PT_ROM_MAP_GB=512
|
||||||
|
CONFIG_PRERAM_CBFS_CACHE_SIZE=0x4000
|
||||||
|
CONFIG_DOMAIN_RESOURCE_32BIT_LIMIT=0xe0000000
|
||||||
|
CONFIG_ACPI_CPU_STRING="CP%02X"
|
||||||
|
CONFIG_STACK_SIZE=0x2000
|
||||||
|
CONFIG_IFD_CHIPSET="sklkbl"
|
||||||
|
CONFIG_IED_REGION_SIZE=0x400000
|
||||||
|
CONFIG_MAX_ROOT_PORTS=24
|
||||||
|
CONFIG_PCR_BASE_ADDRESS=0xfd000000
|
||||||
|
CONFIG_CPU_BCLK_MHZ=100
|
||||||
|
CONFIG_SOC_INTEL_COMMON_BLOCK_GSPI_CLOCK_MHZ=120
|
||||||
|
CONFIG_CPU_XTAL_HZ=24000000
|
||||||
|
CONFIG_SOC_INTEL_COMMON_BLOCK_GSPI_MAX=2
|
||||||
|
CONFIG_SOC_INTEL_I2C_DEV_MAX=6
|
||||||
|
# CONFIG_ENABLE_SATA_TEST_MODE is not set
|
||||||
|
CONFIG_SOC_INTEL_COMMON_LPSS_UART_CLK_M_VAL=0x30
|
||||||
|
CONFIG_SOC_INTEL_COMMON_LPSS_UART_CLK_N_VAL=0xc35
|
||||||
|
CONFIG_FSP_HEADER_PATH="3rdparty/fsp/KabylakeFspBinPkg/Include/"
|
||||||
|
CONFIG_SOC_INTEL_COMMON_DEBUG_CONSENT=0
|
||||||
|
CONFIG_INTEL_GMA_BCLV_OFFSET=0xc8254
|
||||||
|
CONFIG_INTEL_GMA_BCLV_WIDTH=16
|
||||||
|
CONFIG_INTEL_GMA_BCLM_OFFSET=0xc8256
|
||||||
|
CONFIG_INTEL_GMA_BCLM_WIDTH=16
|
||||||
|
CONFIG_FSP_PUBLISH_MBP_HOB=y
|
||||||
|
CONFIG_FSP_STATUS_GLOBAL_RESET=0x40000003
|
||||||
|
CONFIG_MAX_HECI_DEVICES=5
|
||||||
|
CONFIG_BOOTBLOCK_IN_CBFS=y
|
||||||
|
CONFIG_HAVE_PAM0_REGISTER=y
|
||||||
|
CONFIG_INTEL_TXT_BIOSACM_ALIGNMENT=0x40000
|
||||||
|
CONFIG_CPU_INTEL_NUM_FIT_ENTRIES=10
|
||||||
|
CONFIG_SOC_INTEL_GFX_FRAMEBUFFER_OFFSET=0x0
|
||||||
|
CONFIG_PCIE_LTR_MAX_SNOOP_LATENCY=0x1003
|
||||||
|
CONFIG_PCIE_LTR_MAX_NO_SNOOP_LATENCY=0x1003
|
||||||
|
CONFIG_SOC_PHYSICAL_ADDRESS_WIDTH=0
|
||||||
|
CONFIG_RAMSTAGE_CBFS_CACHE_SIZE=0x4000
|
||||||
|
CONFIG_CBFS_CACHE_ALIGN=8
|
||||||
|
CONFIG_SOC_INTEL_COMMON_SKYLAKE_BASE=y
|
||||||
|
CONFIG_SOC_INTEL_KABYLAKE=y
|
||||||
|
CONFIG_SKYLAKE_SOC_PCH_H=y
|
||||||
|
CONFIG_MAINBOARD_SUPPORTS_KABYLAKE_CPU=y
|
||||||
|
CONFIG_MAINBOARD_SUPPORTS_COFFEELAKE_CPU=y
|
||||||
|
# CONFIG_ALWAYS_ALLOW_ABOVE_4G_ALLOCATION is not set
|
||||||
|
CONFIG_FSP_T_LOCATION=0xfffe0000
|
||||||
|
CONFIG_SOC_INTEL_COMMON_BLOCK_P2SB=y
|
||||||
|
CONFIG_FIXED_SMBUS_IO_BASE=0xefa0
|
||||||
|
CONFIG_UART_BITBANG_TX_DELAY_MS=5
|
||||||
|
CONFIG_SOC_INTEL_COMMON=y
|
||||||
|
|
||||||
|
#
|
||||||
|
# Intel SoC Common Code for IP blocks
|
||||||
|
#
|
||||||
|
CONFIG_SOC_INTEL_COMMON_BLOCK=y
|
||||||
|
CONFIG_SOC_INTEL_COMMON_BLOCK_ACPI=y
|
||||||
|
CONFIG_SOC_INTEL_COMMON_BLOCK_ACPI_GPIO=y
|
||||||
|
CONFIG_SOC_INTEL_COMMON_BLOCK_ACPI_LPIT=y
|
||||||
|
CONFIG_SOC_INTEL_COMMON_BLOCK_ACPI_PEP=y
|
||||||
|
CONFIG_SOC_INTEL_COMMON_BLOCK_ACPI_CPPC=y
|
||||||
|
CONFIG_SOC_INTEL_COMMON_BLOCK_CHIP_CONFIG=y
|
||||||
|
CONFIG_SOC_INTEL_COMMON_BLOCK_CPU=y
|
||||||
|
CONFIG_SOC_INTEL_COMMON_BLOCK_CPU_MPINIT=y
|
||||||
|
CONFIG_USE_FSP_FEATURE_PROGRAM_ON_APS=y
|
||||||
|
# CONFIG_USE_COREBOOT_MP_INIT is not set
|
||||||
|
CONFIG_SOC_INTEL_COMMON_BLOCK_CPU_SMMRELOCATE=y
|
||||||
|
CONFIG_SOC_INTEL_COMMON_BLOCK_CAR=y
|
||||||
|
CONFIG_INTEL_CAR_NEM_ENHANCED=y
|
||||||
|
# CONFIG_USE_INTEL_FSP_MP_INIT is not set
|
||||||
|
CONFIG_CPU_SUPPORTS_PM_TIMER_EMULATION=y
|
||||||
|
CONFIG_HAVE_HYPERTHREADING=y
|
||||||
|
# CONFIG_FSP_HYPERTHREADING is not set
|
||||||
|
# CONFIG_INTEL_KEYLOCKER is not set
|
||||||
|
# CONFIG_SOC_INTEL_COMMON_BLOCK_PRMRR_SIZE_MAX is not set
|
||||||
|
# CONFIG_SOC_INTEL_COMMON_BLOCK_PRMRR_SIZE_256MB is not set
|
||||||
|
# CONFIG_SOC_INTEL_COMMON_BLOCK_PRMRR_SIZE_128MB is not set
|
||||||
|
# CONFIG_SOC_INTEL_COMMON_BLOCK_PRMRR_SIZE_64MB is not set
|
||||||
|
# CONFIG_SOC_INTEL_COMMON_BLOCK_PRMRR_SIZE_32MB is not set
|
||||||
|
# CONFIG_SOC_INTEL_COMMON_BLOCK_PRMRR_SIZE_16MB is not set
|
||||||
|
# CONFIG_SOC_INTEL_COMMON_BLOCK_PRMRR_SIZE_8MB is not set
|
||||||
|
# CONFIG_SOC_INTEL_COMMON_BLOCK_PRMRR_SIZE_4MB is not set
|
||||||
|
# CONFIG_SOC_INTEL_COMMON_BLOCK_PRMRR_SIZE_2MB is not set
|
||||||
|
CONFIG_SOC_INTEL_COMMON_BLOCK_PRMRR_SIZE_0MB=y
|
||||||
|
CONFIG_SOC_INTEL_COMMON_BLOCK_CSE=y
|
||||||
|
CONFIG_SOC_INTEL_COMMON_BLOCK_HECI1_DISABLE_USING_PCR=y
|
||||||
|
CONFIG_SOC_INTEL_CSE_FMAP_NAME="SI_ME"
|
||||||
|
CONFIG_SOC_INTEL_CSE_RW_CBFS_NAME="me_rw"
|
||||||
|
CONFIG_SOC_INTEL_CSE_RW_VERSION_CBFS_NAME="me_rw.version"
|
||||||
|
CONFIG_SOC_INTEL_CSE_RW_FILE=""
|
||||||
|
CONFIG_SOC_INTEL_CSE_RW_VERSION=""
|
||||||
|
CONFIG_SOC_INTEL_CSE_IOM_CBFS_NAME="cse_iom"
|
||||||
|
CONFIG_SOC_INTEL_CSE_IOM_CBFS_FILE=""
|
||||||
|
CONFIG_SOC_INTEL_CSE_NPHY_CBFS_NAME="cse_nphy"
|
||||||
|
CONFIG_SOC_INTEL_CSE_NPHY_CBFS_FILE=""
|
||||||
|
CONFIG_CSE_RESET_CLEAR_EC_AP_IDLE_FLAG=y
|
||||||
|
CONFIG_SOC_INTEL_COMMON_BLOCK_DSP=y
|
||||||
|
CONFIG_SOC_INTEL_COMMON_BLOCK_FAST_SPI=y
|
||||||
|
CONFIG_FAST_SPI_DISABLE_WRITE_STATUS=y
|
||||||
|
CONFIG_SOC_INTEL_COMMON_BLOCK_GPIO=y
|
||||||
|
CONFIG_SOC_INTEL_COMMON_BLOCK_GPIO_ITSS_POL_CFG=y
|
||||||
|
CONFIG_SOC_INTEL_COMMON_BLOCK_GPIO_PADCFG_PADTOL=y
|
||||||
|
CONFIG_SOC_INTEL_COMMON_BLOCK_GPIO_DUAL_ROUTE_SUPPORT=y
|
||||||
|
CONFIG_SOC_INTEL_COMMON_BLOCK_GPMR=y
|
||||||
|
CONFIG_SOC_INTEL_COMMON_BLOCK_GRAPHICS=y
|
||||||
|
CONFIG_SOC_INTEL_GFX_HAVE_DDI_A_BIFURCATION=y
|
||||||
|
# CONFIG_SOC_INTEL_DISABLE_IGD is not set
|
||||||
|
CONFIG_SOC_INTEL_COMMON_BLOCK_GSPI=y
|
||||||
|
CONFIG_SOC_INTEL_COMMON_BLOCK_HDA=y
|
||||||
|
CONFIG_SOC_INTEL_COMMON_BLOCK_HDA_VERB=y
|
||||||
|
CONFIG_SOC_INTEL_COMMON_BLOCK_I2C=y
|
||||||
|
CONFIG_SOC_INTEL_COMMON_BLOCK_ITSS=y
|
||||||
|
CONFIG_SOC_INTEL_COMMON_BLOCK_LPC=y
|
||||||
|
CONFIG_SOC_INTEL_COMMON_BLOCK_LPC_MIRROR_TO_GPMR=y
|
||||||
|
CONFIG_SOC_INTEL_COMMON_BLOCK_LPSS=y
|
||||||
|
CONFIG_SOC_INTEL_COMMON_BLOCK_BASE_P2SB=y
|
||||||
|
CONFIG_SOC_INTEL_COMMON_BLOCK_PCIE=y
|
||||||
|
CONFIG_SOC_INTEL_COMMON_BLOCK_PCR=y
|
||||||
|
CONFIG_SOC_INTEL_COMMON_BLOCK_PMC=y
|
||||||
|
CONFIG_SOC_INTEL_COMMON_BLOCK_PMC_DISCOVERABLE=y
|
||||||
|
CONFIG_PMC_GLOBAL_RESET_ENABLE_LOCK=y
|
||||||
|
CONFIG_SOC_INTEL_COMMON_BLOCK_POWER_LIMIT=y
|
||||||
|
CONFIG_SOC_INTEL_COMMON_BLOCK_RTC=y
|
||||||
|
CONFIG_SOC_INTEL_COMMON_BLOCK_SATA=y
|
||||||
|
CONFIG_SOC_INTEL_COMMON_BLOCK_SCS=y
|
||||||
|
CONFIG_SOC_INTEL_COMMON_BLOCK_SGX=y
|
||||||
|
CONFIG_SOC_INTEL_COMMON_BLOCK_SGX_LOCK_MEMORY=y
|
||||||
|
CONFIG_SOC_INTEL_COMMON_BLOCK_SMBUS=y
|
||||||
|
CONFIG_SOC_INTEL_COMMON_BLOCK_TCO=y
|
||||||
|
CONFIG_SOC_INTEL_COMMON_BLOCK_TCO_ENABLE_THROUGH_SMBUS=y
|
||||||
|
CONFIG_SOC_INTEL_COMMON_BLOCK_SMM=y
|
||||||
|
CONFIG_SOC_INTEL_COMMON_BLOCK_SMM_IO_TRAP=y
|
||||||
|
# CONFIG_SOC_INTEL_COMMON_BLOCK_SMM_TCO_ENABLE is not set
|
||||||
|
CONFIG_SOC_INTEL_COMMON_BLOCK_SMM_S5_DELAY_MS=0
|
||||||
|
CONFIG_SOC_INTEL_COMMON_BLOCK_SPI=y
|
||||||
|
CONFIG_SOC_INTEL_COMMON_BLOCK_SA=y
|
||||||
|
CONFIG_SA_ENABLE_DPR=y
|
||||||
|
CONFIG_HAVE_CAPID_A_REGISTER=y
|
||||||
|
CONFIG_HAVE_BDSM_BGSM_REGISTER=y
|
||||||
|
CONFIG_SOC_INTEL_COMMON_BLOCK_THERMAL=y
|
||||||
|
CONFIG_SOC_INTEL_COMMON_BLOCK_THERMAL_PCI_DEV=y
|
||||||
|
CONFIG_SOC_INTEL_COMMON_BLOCK_TIMER=y
|
||||||
|
CONFIG_SOC_INTEL_COMMON_BLOCK_UART=y
|
||||||
|
CONFIG_SOC_INTEL_COMMON_BLOCK_XDCI=y
|
||||||
|
CONFIG_SOC_INTEL_COMMON_BLOCK_XHCI=y
|
||||||
|
CONFIG_SOC_INTEL_COMMON_BLOCK_XHCI_ELOG=y
|
||||||
|
|
||||||
|
#
|
||||||
|
# Intel SoC Common Code for features
|
||||||
|
#
|
||||||
|
CONFIG_SOC_INTEL_COMMON_FEATURE=y
|
||||||
|
CONFIG_SOC_INTEL_COMMON_FEATURE_GSPI_DEVFN=y
|
||||||
|
CONFIG_SOC_INTEL_COMMON_FEATURE_I2C_DEVFN=y
|
||||||
|
CONFIG_SOC_INTEL_COMMON_FEATURE_UART_DEVICES=y
|
||||||
|
|
||||||
|
#
|
||||||
|
# Intel SoC Common PCH Code
|
||||||
|
#
|
||||||
|
CONFIG_SOC_INTEL_COMMON_PCH_CLIENT=y
|
||||||
|
CONFIG_SOC_INTEL_COMMON_PCH_BASE=y
|
||||||
|
CONFIG_SOC_INTEL_COMMON_PCH_LOCKDOWN=y
|
||||||
|
CONFIG_PCH_SPECIFIC_BASE_OPTIONS=y
|
||||||
|
CONFIG_PCH_SPECIFIC_DISCRETE_OPTIONS=y
|
||||||
|
CONFIG_PCH_SPECIFIC_CLIENT_OPTIONS=y
|
||||||
|
|
||||||
|
#
|
||||||
|
# Intel SoC Common coreboot stages and non-IP blocks
|
||||||
|
#
|
||||||
|
CONFIG_SOC_INTEL_COMMON_BASECODE=y
|
||||||
|
CONFIG_SOC_INTEL_COMMON_RESET=y
|
||||||
|
CONFIG_SOC_INTEL_COMMON_ACPI_WAKE_SOURCE=y
|
||||||
|
CONFIG_PAVP=y
|
||||||
|
# CONFIG_MMA is not set
|
||||||
|
CONFIG_SOC_INTEL_COMMON_NHLT=y
|
||||||
|
# CONFIG_SOC_INTEL_DEBUG_CONSENT is not set
|
||||||
|
|
||||||
|
#
|
||||||
|
# CPU
|
||||||
|
#
|
||||||
|
CONFIG_CPU_INTEL_FIRMWARE_INTERFACE_TABLE=y
|
||||||
|
CONFIG_CPU_INTEL_COMMON=y
|
||||||
|
CONFIG_ENABLE_VMX=y
|
||||||
|
CONFIG_SET_IA32_FC_LOCK_BIT=y
|
||||||
|
CONFIG_SET_MSR_AESNI_LOCK_BIT=y
|
||||||
|
CONFIG_CPU_INTEL_COMMON_SMM=y
|
||||||
|
CONFIG_PARALLEL_MP=y
|
||||||
|
CONFIG_PARALLEL_MP_AP_WORK=y
|
||||||
|
CONFIG_XAPIC_ONLY=y
|
||||||
|
# CONFIG_X2APIC_ONLY is not set
|
||||||
|
# CONFIG_X2APIC_RUNTIME is not set
|
||||||
|
# CONFIG_X2APIC_LATE_WORKAROUND is not set
|
||||||
|
CONFIG_UDELAY_TSC=y
|
||||||
|
CONFIG_TSC_MONOTONIC_TIMER=y
|
||||||
|
CONFIG_TSC_SYNC_MFENCE=y
|
||||||
|
CONFIG_HAVE_SMI_HANDLER=y
|
||||||
|
CONFIG_SMM_TSEG=y
|
||||||
|
CONFIG_SMM_OPAL_S3_STATE_SMRAM_SIZE=0x0
|
||||||
|
CONFIG_SMM_PCI_RESOURCE_STORE_NUM_SLOTS=8
|
||||||
|
CONFIG_AP_STACK_SIZE=0x800
|
||||||
|
CONFIG_SMP=y
|
||||||
|
CONFIG_SSE=y
|
||||||
|
CONFIG_SSE2=y
|
||||||
|
CONFIG_SUPPORT_CPU_UCODE_IN_CBFS=y
|
||||||
|
CONFIG_USE_CPU_MICROCODE_CBFS_BINS=y
|
||||||
|
CONFIG_CPU_MICROCODE_CBFS_DEFAULT_BINS=y
|
||||||
|
# CONFIG_CPU_MICROCODE_CBFS_EXTERNAL_BINS is not set
|
||||||
|
# CONFIG_CPU_MICROCODE_CBFS_EXTERNAL_HEADER is not set
|
||||||
|
# CONFIG_CPU_MICROCODE_CBFS_NONE is not set
|
||||||
|
|
||||||
|
#
|
||||||
|
# Northbridge
|
||||||
|
#
|
||||||
|
|
||||||
|
#
|
||||||
|
# Southbridge
|
||||||
|
#
|
||||||
|
# CONFIG_PCIEXP_HOTPLUG is not set
|
||||||
|
CONFIG_INTEL_DESCRIPTOR_MODE_REQUIRED=y
|
||||||
|
CONFIG_PCIEXP_COMMON_CLOCK=y
|
||||||
|
CONFIG_SOUTHBRIDGE_INTEL_COMMON_SMBUS=y
|
||||||
|
CONFIG_INTEL_DESCRIPTOR_MODE_CAPABLE=y
|
||||||
|
# CONFIG_VALIDATE_INTEL_DESCRIPTOR is not set
|
||||||
|
CONFIG_FIXED_RCBA_MMIO_BASE=0xfed1c000
|
||||||
|
CONFIG_RCBA_LENGTH=0x4000
|
||||||
|
|
||||||
|
#
|
||||||
|
# Super I/O
|
||||||
|
#
|
||||||
|
CONFIG_SUPERIO_SMSC_SCH555x=y
|
||||||
|
|
||||||
|
#
|
||||||
|
# Embedded Controllers
|
||||||
|
#
|
||||||
|
|
||||||
|
#
|
||||||
|
# Intel Firmware
|
||||||
|
#
|
||||||
|
CONFIG_HAVE_ME_BIN=y
|
||||||
|
# CONFIG_STITCH_ME_BIN is not set
|
||||||
|
# CONFIG_CHECK_ME is not set
|
||||||
|
# CONFIG_ME_REGION_ALLOW_CPU_READ_ACCESS is not set
|
||||||
|
# CONFIG_USE_ME_CLEANER is not set
|
||||||
|
# CONFIG_DO_NOT_TOUCH_DESCRIPTOR_REGION is not set
|
||||||
|
# CONFIG_LOCK_MANAGEMENT_ENGINE is not set
|
||||||
|
CONFIG_UNLOCK_FLASH_REGIONS=y
|
||||||
|
CONFIG_ACPI_FNKEY_GEN_SCANCODE=0
|
||||||
|
CONFIG_UDK_BASE=y
|
||||||
|
CONFIG_UDK_2017_BINDING=y
|
||||||
|
CONFIG_UDK_2013_VERSION=2013
|
||||||
|
CONFIG_UDK_2017_VERSION=2017
|
||||||
|
CONFIG_UDK_202005_VERSION=202005
|
||||||
|
CONFIG_UDK_202111_VERSION=202111
|
||||||
|
CONFIG_UDK_202302_VERSION=202302
|
||||||
|
CONFIG_UDK_202305_VERSION=202305
|
||||||
|
CONFIG_UDK_VERSION=2017
|
||||||
|
CONFIG_ARCH_X86=y
|
||||||
|
CONFIG_ARCH_BOOTBLOCK_X86_32=y
|
||||||
|
CONFIG_ARCH_VERSTAGE_X86_32=y
|
||||||
|
CONFIG_ARCH_ROMSTAGE_X86_32=y
|
||||||
|
CONFIG_ARCH_POSTCAR_X86_32=y
|
||||||
|
CONFIG_ARCH_RAMSTAGE_X86_32=y
|
||||||
|
CONFIG_ARCH_SMM_X86_32=y
|
||||||
|
CONFIG_ARCH_ALL_STAGES_X86_32=y
|
||||||
|
CONFIG_RESERVED_PHYSICAL_ADDRESS_BITS_SUPPORT=y
|
||||||
|
CONFIG_X86_TOP4G_BOOTMEDIA_MAP=y
|
||||||
|
CONFIG_POSTRAM_CBFS_CACHE_IN_BSS=y
|
||||||
|
CONFIG_PC80_SYSTEM=y
|
||||||
|
CONFIG_HAVE_CMOS_DEFAULT=y
|
||||||
|
CONFIG_POSTCAR_STAGE=y
|
||||||
|
CONFIG_BOOTBLOCK_SIMPLE=y
|
||||||
|
# CONFIG_BOOTBLOCK_NORMAL is not set
|
||||||
|
CONFIG_COLLECT_TIMESTAMPS_TSC=y
|
||||||
|
CONFIG_HAVE_CF9_RESET=y
|
||||||
|
CONFIG_DEBUG_HW_BREAKPOINTS=y
|
||||||
|
CONFIG_DEBUG_NULL_DEREF_BREAKPOINTS=y
|
||||||
|
# CONFIG_DUMP_SMBIOS_TYPE17 is not set
|
||||||
|
CONFIG_X86_BOOTBLOCK_EXTRA_PROGRAM_SZ=0
|
||||||
|
CONFIG_DEFAULT_EBDA_LOWMEM=0x100000
|
||||||
|
CONFIG_DEFAULT_EBDA_SEGMENT=0xF600
|
||||||
|
CONFIG_DEFAULT_EBDA_SIZE=0x400
|
||||||
|
CONFIG_IOAPIC=y
|
||||||
|
# end of Chipset
|
||||||
|
|
||||||
|
#
|
||||||
|
# Devices
|
||||||
|
#
|
||||||
|
CONFIG_HAVE_VGA_TEXT_FRAMEBUFFER=y
|
||||||
|
CONFIG_HAVE_LINEAR_FRAMEBUFFER=y
|
||||||
|
CONFIG_HAVE_FSP_GOP=y
|
||||||
|
CONFIG_MAINBOARD_HAS_LIBGFXINIT=y
|
||||||
|
CONFIG_MAINBOARD_USE_LIBGFXINIT=y
|
||||||
|
# CONFIG_VGA_ROM_RUN is not set
|
||||||
|
# CONFIG_RUN_FSP_GOP is not set
|
||||||
|
# CONFIG_NO_GFX_INIT is not set
|
||||||
|
CONFIG_NO_EARLY_GFX_INIT=y
|
||||||
|
|
||||||
|
#
|
||||||
|
# Display
|
||||||
|
#
|
||||||
|
# CONFIG_VGA_TEXT_FRAMEBUFFER is not set
|
||||||
|
CONFIG_GENERIC_LINEAR_FRAMEBUFFER=y
|
||||||
|
CONFIG_LINEAR_FRAMEBUFFER=y
|
||||||
|
# CONFIG_BOOTSPLASH is not set
|
||||||
|
CONFIG_DEFAULT_SCREEN_ROTATION_NONE=y
|
||||||
|
# CONFIG_DEFAULT_SCREEN_ROTATION_90 is not set
|
||||||
|
# CONFIG_DEFAULT_SCREEN_ROTATION_180 is not set
|
||||||
|
# CONFIG_DEFAULT_SCREEN_ROTATION_270 is not set
|
||||||
|
CONFIG_DEFAULT_SCREEN_ROTATION_INT=0
|
||||||
|
# end of Display
|
||||||
|
|
||||||
|
CONFIG_PCI=y
|
||||||
|
CONFIG_ECAM_MMCONF_SUPPORT=y
|
||||||
|
CONFIG_PCIX_PLUGIN_SUPPORT=y
|
||||||
|
CONFIG_AZALIA_HDA_CODEC_SUPPORT=y
|
||||||
|
CONFIG_AZALIA_USE_LEGACY_VERB_TABLE=y
|
||||||
|
CONFIG_PCIEXP_PLUGIN_SUPPORT=y
|
||||||
|
CONFIG_ECAM_MMCONF_LENGTH=0x10000000
|
||||||
|
CONFIG_PCI_ALLOW_BUS_MASTER=y
|
||||||
|
CONFIG_PCI_SET_BUS_MASTER_PCI_BRIDGES=y
|
||||||
|
CONFIG_PCI_ALLOW_BUS_MASTER_ANY_DEVICE=y
|
||||||
|
# CONFIG_PCIEXP_SUPPORT_RESIZABLE_BARS is not set
|
||||||
|
# CONFIG_PCIEXP_LANE_ERR_STAT_CLEAR is not set
|
||||||
|
# CONFIG_EARLY_PCI_BRIDGE is not set
|
||||||
|
CONFIG_SUBSYSTEM_VENDOR_ID=0x0000
|
||||||
|
CONFIG_SUBSYSTEM_DEVICE_ID=0x0000
|
||||||
|
CONFIG_INTEL_GMA_HAVE_VBT=y
|
||||||
|
CONFIG_INTEL_GMA_ADD_VBT=y
|
||||||
|
# CONFIG_SOFTWARE_I2C is not set
|
||||||
|
CONFIG_I2C_TRANSFER_TIMEOUT_US=500000
|
||||||
|
CONFIG_RESOURCE_ALLOCATION_TOP_DOWN=y
|
||||||
|
CONFIG_DRAM_SUPPORT_DDR4=y
|
||||||
|
CONFIG_DRAM_SUPPORT_DDR3=y
|
||||||
|
# end of Devices
|
||||||
|
|
||||||
|
#
|
||||||
|
# Generic Drivers
|
||||||
|
#
|
||||||
|
CONFIG_CRB_TPM_BASE_ADDRESS=0xfed40000
|
||||||
|
# CONFIG_DRIVERS_EFI_VARIABLE_STORE is not set
|
||||||
|
# CONFIG_ELOG is not set
|
||||||
|
# CONFIG_DRIVERS_HWID_DMI is not set
|
||||||
|
CONFIG_CACHE_MRC_SETTINGS=y
|
||||||
|
CONFIG_MRC_SETTINGS_PROTECT=y
|
||||||
|
# CONFIG_DRIVERS_OPTION_CFR is not set
|
||||||
|
# CONFIG_SMMSTORE is not set
|
||||||
|
CONFIG_SPI_FLASH=y
|
||||||
|
CONFIG_BOOT_DEVICE_SPI_FLASH_RW_NOMMAP=y
|
||||||
|
CONFIG_BOOT_DEVICE_SPI_FLASH_RW_NOMMAP_EARLY=y
|
||||||
|
# CONFIG_SPI_FLASH_NO_FAST_READ is not set
|
||||||
|
CONFIG_DRIVERS_UART=y
|
||||||
|
# CONFIG_DRIVERS_UART_OXPCIE is not set
|
||||||
|
# CONFIG_VPD is not set
|
||||||
|
# CONFIG_DRIVERS_EMULATION_QEMU_FW_CFG is not set
|
||||||
|
# CONFIG_DRIVERS_GENERIC_CBFS_SERIAL is not set
|
||||||
|
# CONFIG_DRIVERS_GENERIC_CBFS_UUID is not set
|
||||||
|
# CONFIG_DRIVERS_GENESYSLOGIC_GL9750 is not set
|
||||||
|
# CONFIG_DRIVERS_GENESYSLOGIC_GL9755 is not set
|
||||||
|
# CONFIG_DRIVERS_GENESYSLOGIC_GL9763E is not set
|
||||||
|
CONFIG_DRIVERS_I2C_DESIGNWARE=y
|
||||||
|
# CONFIG_DRIVERS_I2C_MAX98396 is not set
|
||||||
|
# CONFIG_FSP_USE_REPO is not set
|
||||||
|
# CONFIG_DISPLAY_HOBS is not set
|
||||||
|
# CONFIG_DISPLAY_UPD_DATA is not set
|
||||||
|
CONFIG_PLATFORM_USES_FSP2_0=y
|
||||||
|
CONFIG_PLATFORM_USES_FSP2_X86_32=y
|
||||||
|
CONFIG_HAVE_INTEL_FSP_REPO=y
|
||||||
|
CONFIG_ADD_FSP_BINARIES=y
|
||||||
|
CONFIG_FSP_S_CBFS="fsps.bin"
|
||||||
|
CONFIG_FSP_M_CBFS="fspm.bin"
|
||||||
|
# CONFIG_FSP_FULL_FD is not set
|
||||||
|
CONFIG_FSP_T_RESERVED_SIZE=0x0
|
||||||
|
CONFIG_FSP_M_XIP=y
|
||||||
|
CONFIG_SOC_INTEL_COMMON_FSP_RESET=y
|
||||||
|
CONFIG_USE_FSP_NOTIFY_PHASE_POST_PCI_ENUM=y
|
||||||
|
CONFIG_USE_FSP_NOTIFY_PHASE_READY_TO_BOOT=y
|
||||||
|
CONFIG_USE_FSP_NOTIFY_PHASE_END_OF_FIRMWARE=y
|
||||||
|
# CONFIG_DISPLAY_FSP_TIMESTAMPS is not set
|
||||||
|
# CONFIG_BUILDING_WITH_DEBUG_FSP is not set
|
||||||
|
CONFIG_FSP_VGA_MODE12_BPP=0x0
|
||||||
|
CONFIG_INTEL_GMA_ACPI=y
|
||||||
|
CONFIG_VBT_CBFS_COMPRESSION_LZMA=y
|
||||||
|
# CONFIG_VBT_CBFS_COMPRESSION_LZ4 is not set
|
||||||
|
# CONFIG_VBT_CBFS_COMPRESSION_NONE is not set
|
||||||
|
CONFIG_VBT_CBFS_COMPRESSION_ALGORITHM="lzma"
|
||||||
|
CONFIG_GFX_GMA=y
|
||||||
|
CONFIG_GFX_GMA_DYN_CPU=y
|
||||||
|
CONFIG_GFX_GMA_GENERATION="Skylake"
|
||||||
|
CONFIG_GFX_GMA_PCH="Sunrise_Point"
|
||||||
|
CONFIG_GFX_GMA_PANEL_2_PORT="Disabled"
|
||||||
|
CONFIG_GFX_GMA_ANALOG_I2C_PORT="PCH_DAC"
|
||||||
|
CONFIG_DRIVERS_INTEL_OC_MAILBOX=y
|
||||||
|
# CONFIG_DRIVERS_NXP_UWB_SR1XX is not set
|
||||||
|
# CONFIG_DRIVERS_PS2_KEYBOARD is not set
|
||||||
|
CONFIG_DRIVERS_MC146818=y
|
||||||
|
CONFIG_USE_PC_CMOS_ALTCENTURY=y
|
||||||
|
CONFIG_PC_CMOS_BASE_PORT_BANK0=0x70
|
||||||
|
# CONFIG_DRIVERS_SIL_3114 is not set
|
||||||
|
CONFIG_DRIVERS_USB_ACPI=y
|
||||||
|
CONFIG_DRIVERS_WIFI_GENERIC=y
|
||||||
|
CONFIG_DRIVERS_MTK_WIFI=y
|
||||||
|
# end of Generic Drivers
|
||||||
|
|
||||||
|
#
|
||||||
|
# Security
|
||||||
|
#
|
||||||
|
|
||||||
|
#
|
||||||
|
# CBFS verification
|
||||||
|
#
|
||||||
|
# CONFIG_CBFS_VERIFICATION is not set
|
||||||
|
# end of CBFS verification
|
||||||
|
|
||||||
|
#
|
||||||
|
# Verified Boot (vboot)
|
||||||
|
#
|
||||||
|
# end of Verified Boot (vboot)
|
||||||
|
|
||||||
|
#
|
||||||
|
# Trusted Platform Module
|
||||||
|
#
|
||||||
|
CONFIG_NO_TPM=y
|
||||||
|
CONFIG_PCR_BOOT_MODE=1
|
||||||
|
CONFIG_PCR_HWID=1
|
||||||
|
CONFIG_PCR_SRTM=2
|
||||||
|
CONFIG_PCR_FW_VER=10
|
||||||
|
CONFIG_PCR_RUNTIME_DATA=3
|
||||||
|
# end of Trusted Platform Module
|
||||||
|
|
||||||
|
#
|
||||||
|
# TCG storage
|
||||||
|
#
|
||||||
|
# end of TCG storage
|
||||||
|
|
||||||
|
#
|
||||||
|
# Memory initialization
|
||||||
|
#
|
||||||
|
CONFIG_PLATFORM_HAS_DRAM_CLEAR=y
|
||||||
|
# CONFIG_SECURITY_CLEAR_DRAM_ON_REGULAR_BOOT is not set
|
||||||
|
# end of Memory initialization
|
||||||
|
|
||||||
|
# CONFIG_STM is not set
|
||||||
|
# CONFIG_INTEL_CBNT_SUPPORT is not set
|
||||||
|
# CONFIG_BOOTMEDIA_LOCK_NONE is not set
|
||||||
|
CONFIG_BOOTMEDIA_LOCK_CONTROLLER=y
|
||||||
|
# CONFIG_BOOTMEDIA_LOCK_CHIP is not set
|
||||||
|
CONFIG_BOOTMEDIA_LOCK_WHOLE_RO=y
|
||||||
|
# CONFIG_BOOTMEDIA_LOCK_WHOLE_NO_ACCESS is not set
|
||||||
|
# end of Security
|
||||||
|
|
||||||
|
CONFIG_ACPI_HAVE_PCAT_8259=y
|
||||||
|
CONFIG_ACPI_INTEL_HARDWARE_SLEEP_VALUES=y
|
||||||
|
CONFIG_ACPI_SOC_NVS=y
|
||||||
|
CONFIG_ACPI_CUSTOM_MADT=y
|
||||||
|
CONFIG_ACPI_NO_CUSTOM_MADT=y
|
||||||
|
CONFIG_ACPI_COMMON_MADT_LAPIC=y
|
||||||
|
CONFIG_ACPI_COMMON_MADT_IOAPIC=y
|
||||||
|
CONFIG_HAVE_ACPI_TABLES=y
|
||||||
|
CONFIG_ACPI_LPIT=y
|
||||||
|
CONFIG_BOOT_DEVICE_SPI_FLASH=y
|
||||||
|
CONFIG_BOOT_DEVICE_MEMORY_MAPPED=y
|
||||||
|
CONFIG_BOOT_DEVICE_SUPPORTS_WRITES=y
|
||||||
|
CONFIG_RTC=y
|
||||||
|
|
||||||
|
#
|
||||||
|
# Console
|
||||||
|
#
|
||||||
|
CONFIG_BOOTBLOCK_CONSOLE=y
|
||||||
|
CONFIG_POSTCAR_CONSOLE=y
|
||||||
|
CONFIG_SQUELCH_EARLY_SMP=y
|
||||||
|
# CONFIG_SPKMODEM is not set
|
||||||
|
# CONFIG_CONSOLE_NE2K is not set
|
||||||
|
CONFIG_CONSOLE_CBMEM=y
|
||||||
|
# CONFIG_CONSOLE_CBMEM_DUMP_TO_UART is not set
|
||||||
|
# CONFIG_CONSOLE_SPI_FLASH is not set
|
||||||
|
# CONFIG_CONSOLE_I2C_SMBUS is not set
|
||||||
|
# CONFIG_DEFAULT_CONSOLE_LOGLEVEL_8 is not set
|
||||||
|
# CONFIG_DEFAULT_CONSOLE_LOGLEVEL_7 is not set
|
||||||
|
# CONFIG_DEFAULT_CONSOLE_LOGLEVEL_6 is not set
|
||||||
|
# CONFIG_DEFAULT_CONSOLE_LOGLEVEL_5 is not set
|
||||||
|
# CONFIG_DEFAULT_CONSOLE_LOGLEVEL_4 is not set
|
||||||
|
# CONFIG_DEFAULT_CONSOLE_LOGLEVEL_3 is not set
|
||||||
|
# CONFIG_DEFAULT_CONSOLE_LOGLEVEL_2 is not set
|
||||||
|
# CONFIG_DEFAULT_CONSOLE_LOGLEVEL_1 is not set
|
||||||
|
CONFIG_DEFAULT_CONSOLE_LOGLEVEL_0=y
|
||||||
|
CONFIG_DEFAULT_CONSOLE_LOGLEVEL=0
|
||||||
|
CONFIG_CONSOLE_USE_LOGLEVEL_PREFIX=y
|
||||||
|
CONFIG_CONSOLE_USE_ANSI_ESCAPES=y
|
||||||
|
# CONFIG_CMOS_POST is not set
|
||||||
|
CONFIG_POST_DEVICE_NONE=y
|
||||||
|
# CONFIG_POST_DEVICE_LPC is not set
|
||||||
|
# CONFIG_POST_DEVICE_PCI_PCIE is not set
|
||||||
|
CONFIG_POST_IO_PORT=0x80
|
||||||
|
CONFIG_HWBASE_DEBUG_NULL=y
|
||||||
|
# end of Console
|
||||||
|
|
||||||
|
CONFIG_ACPI_S1_NOT_SUPPORTED=y
|
||||||
|
CONFIG_HAVE_ACPI_RESUME=y
|
||||||
|
CONFIG_RESUME_PATH_SAME_AS_BOOT=y
|
||||||
|
CONFIG_HAVE_MONOTONIC_TIMER=y
|
||||||
|
CONFIG_HAVE_OPTION_TABLE=y
|
||||||
|
CONFIG_ACPI_NHLT=y
|
||||||
|
|
||||||
|
#
|
||||||
|
# System tables
|
||||||
|
#
|
||||||
|
CONFIG_GENERATE_SMBIOS_TABLES=y
|
||||||
|
CONFIG_BIOS_VENDOR="coreboot"
|
||||||
|
CONFIG_MAINBOARD_SERIAL_NUMBER="123456789"
|
||||||
|
# end of System tables
|
||||||
|
|
||||||
|
#
|
||||||
|
# Payload
|
||||||
|
#
|
||||||
|
CONFIG_PAYLOAD_NONE=y
|
||||||
|
# end of Payload
|
||||||
|
|
||||||
|
#
|
||||||
|
# Debugging
|
||||||
|
#
|
||||||
|
|
||||||
|
#
|
||||||
|
# CPU Debug Settings
|
||||||
|
#
|
||||||
|
# CONFIG_DISPLAY_MTRRS is not set
|
||||||
|
|
||||||
|
#
|
||||||
|
# Vendorcode Debug Settings
|
||||||
|
#
|
||||||
|
|
||||||
|
#
|
||||||
|
# BLOB Debug Settings
|
||||||
|
#
|
||||||
|
# CONFIG_DISPLAY_FSP_CALLS_AND_STATUS is not set
|
||||||
|
# CONFIG_DISPLAY_FSP_HEADER is not set
|
||||||
|
# CONFIG_VERIFY_HOBS is not set
|
||||||
|
# CONFIG_DISPLAY_FSP_VERSION_INFO is not set
|
||||||
|
CONFIG_HAVE_GPIO_SNAPSHOT_VERIFY_SUPPORT=y
|
||||||
|
# CONFIG_CHECK_GPIO_CONFIG_CHANGES is not set
|
||||||
|
|
||||||
|
#
|
||||||
|
# General Debug Settings
|
||||||
|
#
|
||||||
|
# CONFIG_GDB_STUB is not set
|
||||||
|
CONFIG_HAVE_DEBUG_GPIO=y
|
||||||
|
# CONFIG_DEBUG_GPIO is not set
|
||||||
|
# CONFIG_DEBUG_CBFS is not set
|
||||||
|
CONFIG_HAVE_DEBUG_SMBUS=y
|
||||||
|
# CONFIG_DEBUG_SMBUS is not set
|
||||||
|
# CONFIG_DEBUG_CONSOLE_INIT is not set
|
||||||
|
# CONFIG_DEBUG_SPI_FLASH is not set
|
||||||
|
# CONFIG_DEBUG_BOOT_STATE is not set
|
||||||
|
# CONFIG_DEBUG_ADA_CODE is not set
|
||||||
|
CONFIG_HAVE_EM100_SUPPORT=y
|
||||||
|
# CONFIG_EM100 is not set
|
||||||
|
# CONFIG_DEBUG_ACPICA_COMPATIBLE is not set
|
||||||
|
# end of Debugging
|
||||||
|
|
||||||
|
CONFIG_RAMSTAGE_ADA=y
|
||||||
|
CONFIG_RAMSTAGE_LIBHWBASE=y
|
||||||
|
CONFIG_HWBASE_DYNAMIC_MMIO=y
|
||||||
|
CONFIG_HWBASE_DEFAULT_MMCONF=0xe0000000
|
||||||
|
CONFIG_HWBASE_DIRECT_PCIDEV=y
|
||||||
|
CONFIG_DECOMPRESS_OFAST=y
|
||||||
|
|
||||||
|
#
|
||||||
|
# Boot Logo Configuration
|
||||||
|
#
|
||||||
|
# CONFIG_BMP_LOGO is not set
|
||||||
|
CONFIG_PLATFORM_POST_RENDER_DELAY_SEC=5
|
||||||
|
# CONFIG_PLATFORM_HAS_SECONDARY_BOOT_INDICATOR_LOGO is not set
|
||||||
|
# CONFIG_FRAMEBUFFER_SPLASH_TEXT is not set
|
||||||
|
# end of Boot Logo Configuration
|
||||||
|
|
||||||
|
CONFIG_MAX_REBOOT_CNT=3
|
||||||
|
CONFIG_RELOCATABLE_MODULES=y
|
||||||
|
CONFIG_GENERIC_GPIO_LIB=y
|
||||||
|
CONFIG_HAVE_BOOTBLOCK=y
|
||||||
|
CONFIG_HAVE_ROMSTAGE=y
|
||||||
|
CONFIG_HAVE_RAMSTAGE=y
|
||||||
@@ -0,0 +1,826 @@
|
|||||||
|
#
|
||||||
|
# Automatically generated file; DO NOT EDIT.
|
||||||
|
# coreboot configuration
|
||||||
|
#
|
||||||
|
|
||||||
|
#
|
||||||
|
# General setup
|
||||||
|
#
|
||||||
|
CONFIG_LOCALVERSION=""
|
||||||
|
CONFIG_CBFS_PREFIX="fallback"
|
||||||
|
CONFIG_COMPILER_GCC=y
|
||||||
|
# CONFIG_COMPILER_LLVM_CLANG is not set
|
||||||
|
# CONFIG_ANY_TOOLCHAIN is not set
|
||||||
|
# CONFIG_CCACHE is not set
|
||||||
|
# CONFIG_LTO is not set
|
||||||
|
# CONFIG_IWYU is not set
|
||||||
|
# CONFIG_FMD_GENPARSER is not set
|
||||||
|
# CONFIG_UTIL_GENPARSER is not set
|
||||||
|
# CONFIG_OPTION_BACKEND_NONE is not set
|
||||||
|
CONFIG_USE_OPTION_TABLE=y
|
||||||
|
# CONFIG_USE_CBFS_FILE_OPTION_BACKEND is not set
|
||||||
|
CONFIG_STATIC_OPTION_TABLE=y
|
||||||
|
CONFIG_COMPRESS_RAMSTAGE_LZMA=y
|
||||||
|
# CONFIG_COMPRESS_RAMSTAGE_LZ4 is not set
|
||||||
|
# CONFIG_COMPRESS_RAMSTAGE_ZSTD is not set
|
||||||
|
CONFIG_SEPARATE_ROMSTAGE=y
|
||||||
|
CONFIG_INCLUDE_CONFIG_FILE=y
|
||||||
|
CONFIG_COLLECT_TIMESTAMPS=y
|
||||||
|
# CONFIG_TIMESTAMPS_ON_CONSOLE is not set
|
||||||
|
CONFIG_USE_BLOBS=y
|
||||||
|
# CONFIG_USE_AMD_BLOBS is not set
|
||||||
|
# CONFIG_USE_QC_BLOBS is not set
|
||||||
|
# CONFIG_COVERAGE is not set
|
||||||
|
# CONFIG_UBSAN is not set
|
||||||
|
CONFIG_HAVE_ASAN_IN_RAMSTAGE=y
|
||||||
|
# CONFIG_ASAN is not set
|
||||||
|
# CONFIG_NO_STAGE_CACHE is not set
|
||||||
|
CONFIG_TSEG_STAGE_CACHE=y
|
||||||
|
# CONFIG_UPDATE_IMAGE is not set
|
||||||
|
# CONFIG_BOOTSPLASH_IMAGE is not set
|
||||||
|
|
||||||
|
#
|
||||||
|
# Software Bill Of Materials (SBOM)
|
||||||
|
#
|
||||||
|
# CONFIG_SBOM is not set
|
||||||
|
# end of Software Bill Of Materials (SBOM)
|
||||||
|
# end of General setup
|
||||||
|
|
||||||
|
#
|
||||||
|
# Mainboard
|
||||||
|
#
|
||||||
|
|
||||||
|
#
|
||||||
|
# Important: Run 'make distclean' before switching boards
|
||||||
|
#
|
||||||
|
# CONFIG_VENDOR_51NB is not set
|
||||||
|
# CONFIG_VENDOR_ACER is not set
|
||||||
|
# CONFIG_VENDOR_AMD is not set
|
||||||
|
# CONFIG_VENDOR_AOOSTAR is not set
|
||||||
|
# CONFIG_VENDOR_AOPEN is not set
|
||||||
|
# CONFIG_VENDOR_APPLE is not set
|
||||||
|
# CONFIG_VENDOR_ARM is not set
|
||||||
|
# CONFIG_VENDOR_ASROCK is not set
|
||||||
|
# CONFIG_VENDOR_ASUS is not set
|
||||||
|
# CONFIG_VENDOR_BIOSTAR is not set
|
||||||
|
# CONFIG_VENDOR_BOSTENTECH is not set
|
||||||
|
# CONFIG_VENDOR_BYTEDANCE is not set
|
||||||
|
# CONFIG_VENDOR_CAVIUM is not set
|
||||||
|
# CONFIG_VENDOR_CLEVO is not set
|
||||||
|
# CONFIG_VENDOR_COMPULAB is not set
|
||||||
|
# CONFIG_VENDOR_CWWK is not set
|
||||||
|
CONFIG_VENDOR_DELL=y
|
||||||
|
# CONFIG_VENDOR_EMULATION is not set
|
||||||
|
# CONFIG_VENDOR_ERYING is not set
|
||||||
|
# CONFIG_VENDOR_EXAMPLE is not set
|
||||||
|
# CONFIG_VENDOR_FACEBOOK is not set
|
||||||
|
# CONFIG_VENDOR_FOXCONN is not set
|
||||||
|
# CONFIG_VENDOR_FRAMEWORK is not set
|
||||||
|
# CONFIG_VENDOR_GETAC is not set
|
||||||
|
# CONFIG_VENDOR_GIGABYTE is not set
|
||||||
|
# CONFIG_VENDOR_GOOGLE is not set
|
||||||
|
# CONFIG_VENDOR_HARDKERNEL is not set
|
||||||
|
# CONFIG_VENDOR_HP is not set
|
||||||
|
# CONFIG_VENDOR_IBASE is not set
|
||||||
|
# CONFIG_VENDOR_IBM is not set
|
||||||
|
# CONFIG_VENDOR_INTEL is not set
|
||||||
|
# CONFIG_VENDOR_INVENTEC is not set
|
||||||
|
# CONFIG_VENDOR_KONTRON is not set
|
||||||
|
# CONFIG_VENDOR_LATTEPANDA is not set
|
||||||
|
# CONFIG_VENDOR_LENOVO is not set
|
||||||
|
# CONFIG_VENDOR_LIBRETREND is not set
|
||||||
|
# CONFIG_VENDOR_MITAC_COMPUTING is not set
|
||||||
|
# CONFIG_VENDOR_MSI is not set
|
||||||
|
# CONFIG_VENDOR_NOVACUSTOM is not set
|
||||||
|
# CONFIG_VENDOR_OCP is not set
|
||||||
|
# CONFIG_VENDOR_OPENCELLULAR is not set
|
||||||
|
# CONFIG_VENDOR_PACKARDBELL is not set
|
||||||
|
# CONFIG_VENDOR_PCENGINES is not set
|
||||||
|
# CONFIG_VENDOR_PINE64 is not set
|
||||||
|
# CONFIG_VENDOR_PORTWELL is not set
|
||||||
|
# CONFIG_VENDOR_PRODRIVE is not set
|
||||||
|
# CONFIG_VENDOR_PROTECTLI is not set
|
||||||
|
# CONFIG_VENDOR_PURISM is not set
|
||||||
|
# CONFIG_VENDOR_QOTOM is not set
|
||||||
|
# CONFIG_VENDOR_RAPTOR_CS is not set
|
||||||
|
# CONFIG_VENDOR_RAZER is not set
|
||||||
|
# CONFIG_VENDOR_RODA is not set
|
||||||
|
# CONFIG_VENDOR_SAMSUNG is not set
|
||||||
|
# CONFIG_VENDOR_SAPPHIRE is not set
|
||||||
|
# CONFIG_VENDOR_SIEMENS is not set
|
||||||
|
# CONFIG_VENDOR_SIFIVE is not set
|
||||||
|
# CONFIG_VENDOR_STARLABS is not set
|
||||||
|
# CONFIG_VENDOR_SUPERMICRO is not set
|
||||||
|
# CONFIG_VENDOR_SYSTEM76 is not set
|
||||||
|
# CONFIG_VENDOR_TI is not set
|
||||||
|
# CONFIG_VENDOR_TOPTON is not set
|
||||||
|
# CONFIG_VENDOR_UP is not set
|
||||||
|
# CONFIG_VENDOR_VIA is not set
|
||||||
|
CONFIG_MAINBOARD_PART_NUMBER="OptiPlex 3050 Micro"
|
||||||
|
CONFIG_MAINBOARD_VERSION="1.0"
|
||||||
|
CONFIG_MAINBOARD_DIR="dell/sklkbl_desktops"
|
||||||
|
CONFIG_VGA_BIOS_ID="8086,0406"
|
||||||
|
CONFIG_DIMM_MAX=4
|
||||||
|
CONFIG_DIMM_SPD_SIZE=512
|
||||||
|
CONFIG_FMDFILE=""
|
||||||
|
# CONFIG_NO_POST is not set
|
||||||
|
CONFIG_MAINBOARD_VENDOR="Dell Inc."
|
||||||
|
CONFIG_CBFS_SIZE=0xEEE000
|
||||||
|
# CONFIG_CONSOLE_SERIAL is not set
|
||||||
|
CONFIG_MAX_CPUS=16
|
||||||
|
# CONFIG_ONBOARD_VGA_IS_PRIMARY is not set
|
||||||
|
CONFIG_POST_DEVICE=y
|
||||||
|
CONFIG_POST_IO=y
|
||||||
|
CONFIG_VARIANT_DIR="optiplex_3050"
|
||||||
|
CONFIG_OVERRIDE_DEVICETREE="variants/$(CONFIG_VARIANT_DIR)/overridetree.cb"
|
||||||
|
CONFIG_DEVICETREE="devicetree.cb"
|
||||||
|
# CONFIG_VBOOT is not set
|
||||||
|
# CONFIG_VGA_BIOS is not set
|
||||||
|
CONFIG_PCIEXP_ASPM=y
|
||||||
|
CONFIG_PCIEXP_L1_SUB_STATE=y
|
||||||
|
CONFIG_PCIEXP_CLK_PM=y
|
||||||
|
CONFIG_MAINBOARD_SMBIOS_MANUFACTURER="Dell Inc."
|
||||||
|
CONFIG_ECAM_MMCONF_BASE_ADDRESS=0xe0000000
|
||||||
|
CONFIG_ECAM_MMCONF_BUS_NUMBER=256
|
||||||
|
CONFIG_MEMLAYOUT_LD_FILE="src/arch/x86/memlayout.ld"
|
||||||
|
# CONFIG_FATAL_ASSERTS is not set
|
||||||
|
CONFIG_INTEL_GMA_VBT_FILE="src/mainboard/$(MAINBOARDDIR)/variants/$(CONFIG_VARIANT_DIR)/data.vbt"
|
||||||
|
# CONFIG_DISABLE_HECI1_AT_PRE_BOOT is not set
|
||||||
|
CONFIG_PRERAM_CBMEM_CONSOLE_SIZE=0xc00
|
||||||
|
CONFIG_MAINBOARD_SMBIOS_PRODUCT_NAME="OptiPlex 3050 Micro"
|
||||||
|
# CONFIG_CONSOLE_POST is not set
|
||||||
|
CONFIG_FSP_FD_PATH="3rdparty/fsp/KabylakeFspBinPkg/Fsp.fd"
|
||||||
|
CONFIG_MAX_SOCKET=1
|
||||||
|
CONFIG_CMOS_DEFAULT_FILE="src/mainboard/$(MAINBOARDDIR)/cmos.default"
|
||||||
|
CONFIG_CMOS_LAYOUT_FILE="src/mainboard/$(MAINBOARDDIR)/cmos.layout"
|
||||||
|
CONFIG_USE_PM_ACPI_TIMER=y
|
||||||
|
CONFIG_BOOT_DEVICE_SPI_FLASH_BUS=0
|
||||||
|
# CONFIG_BOARD_DELL_E4300 is not set
|
||||||
|
# CONFIG_BOARD_DELL_E6400 is not set
|
||||||
|
# CONFIG_BOARD_DELL_LATITUDE_E7240 is not set
|
||||||
|
# CONFIG_BOARD_DELL_OPTIPLEX_3040 is not set
|
||||||
|
# CONFIG_BOARD_DELL_OPTIPLEX_780_MT is not set
|
||||||
|
# CONFIG_BOARD_DELL_OPTIPLEX_780_USFF is not set
|
||||||
|
# CONFIG_BOARD_DELL_OPTIPLEX_9020_SFF is not set
|
||||||
|
# CONFIG_BOARD_DELL_OPTIPLEX_9020_MT is not set
|
||||||
|
CONFIG_BOARD_DELL_OPTIPLEX_3050=y
|
||||||
|
# CONFIG_BOARD_DELL_LATITUDE_E5420 is not set
|
||||||
|
# CONFIG_BOARD_DELL_LATITUDE_E5520 is not set
|
||||||
|
# CONFIG_BOARD_DELL_LATITUDE_E6220 is not set
|
||||||
|
# CONFIG_BOARD_DELL_LATITUDE_E6320 is not set
|
||||||
|
# CONFIG_BOARD_DELL_LATITUDE_E6420 is not set
|
||||||
|
# CONFIG_BOARD_DELL_LATITUDE_E6520 is not set
|
||||||
|
# CONFIG_BOARD_DELL_LATITUDE_E5530 is not set
|
||||||
|
# CONFIG_BOARD_DELL_LATITUDE_E6230 is not set
|
||||||
|
# CONFIG_BOARD_DELL_LATITUDE_E6330 is not set
|
||||||
|
# CONFIG_BOARD_DELL_LATITUDE_E6430 is not set
|
||||||
|
# CONFIG_BOARD_DELL_LATITUDE_E6530 is not set
|
||||||
|
# CONFIG_BOARD_DELL_OPTIPLEX_9010 is not set
|
||||||
|
# CONFIG_BOARD_DELL_PRECISION_T1650 is not set
|
||||||
|
# CONFIG_BOARD_DELL_XPS_8300 is not set
|
||||||
|
CONFIG_BOARD_DELL_SKLKBL_DESKTOPS_COMMON=y
|
||||||
|
CONFIG_DCACHE_RAM_BASE=0xfef00000
|
||||||
|
CONFIG_DCACHE_RAM_SIZE=0x40000
|
||||||
|
CONFIG_C_ENV_BOOTBLOCK_SIZE=0x40000
|
||||||
|
CONFIG_DCACHE_BSP_STACK_SIZE=0x4000
|
||||||
|
CONFIG_MAX_ACPI_TABLE_SIZE_KB=144
|
||||||
|
CONFIG_HAVE_INTEL_FIRMWARE=y
|
||||||
|
CONFIG_MRC_SETTINGS_CACHE_SIZE=0x10000
|
||||||
|
CONFIG_DRIVERS_INTEL_WIFI=y
|
||||||
|
CONFIG_IFD_BIN_PATH="../../../config/ifd/3050micro/ifd"
|
||||||
|
CONFIG_ME_BIN_PATH="../../../vendorfiles/3050micro/me.bin"
|
||||||
|
CONFIG_MAINBOARD_SUPPORTS_SKYLAKE_CPU=y
|
||||||
|
CONFIG_CONSOLE_CBMEM_BUFFER_SIZE=0x20000
|
||||||
|
# CONFIG_INTEL_OC_MAILBOX_ENABLE_UNDERVOLTING is not set
|
||||||
|
CONFIG_CARDBUS_PLUGIN_SUPPORT=y
|
||||||
|
CONFIG_SPI_FLASH_DONT_INCLUDE_ALL_DRIVERS=y
|
||||||
|
CONFIG_USE_LEGACY_8254_TIMER=y
|
||||||
|
# CONFIG_DEBUG_SMI is not set
|
||||||
|
# CONFIG_SOC_INTEL_COMMON_BLOCK_SGX_ENABLE is not set
|
||||||
|
CONFIG_HAVE_IFD_BIN=y
|
||||||
|
CONFIG_PS2K_EISAID="PNP0303"
|
||||||
|
CONFIG_PS2M_EISAID="PNP0F13"
|
||||||
|
CONFIG_GFX_GMA_PANEL_1_PORT="eDP"
|
||||||
|
# CONFIG_SOC_INTEL_CSE_SEND_EOP_EARLY is not set
|
||||||
|
CONFIG_POWER_STATE_DEFAULT_ON_AFTER_FAILURE=y
|
||||||
|
CONFIG_D3COLD_SUPPORT=y
|
||||||
|
CONFIG_GFX_GMA_PANEL_1_ON_EDP=y
|
||||||
|
CONFIG_DRIVERS_UART_8250IO=y
|
||||||
|
CONFIG_PC_CMOS_BASE_PORT_BANK1=0x72
|
||||||
|
CONFIG_HEAP_SIZE=0x100000
|
||||||
|
# CONFIG_BOOTMEDIA_SMM_BWP is not set
|
||||||
|
# CONFIG_DRIVERS_EFI_FW_INFO is not set
|
||||||
|
# CONFIG_TCG_OPAL_S3_UNLOCK is not set
|
||||||
|
CONFIG_BOARD_ROMSIZE_KB_16384=y
|
||||||
|
# CONFIG_COREBOOT_ROMSIZE_KB_256 is not set
|
||||||
|
# CONFIG_COREBOOT_ROMSIZE_KB_512 is not set
|
||||||
|
# CONFIG_COREBOOT_ROMSIZE_KB_1024 is not set
|
||||||
|
# CONFIG_COREBOOT_ROMSIZE_KB_2048 is not set
|
||||||
|
# CONFIG_COREBOOT_ROMSIZE_KB_4096 is not set
|
||||||
|
# CONFIG_COREBOOT_ROMSIZE_KB_5120 is not set
|
||||||
|
# CONFIG_COREBOOT_ROMSIZE_KB_6144 is not set
|
||||||
|
# CONFIG_COREBOOT_ROMSIZE_KB_8192 is not set
|
||||||
|
# CONFIG_COREBOOT_ROMSIZE_KB_10240 is not set
|
||||||
|
# CONFIG_COREBOOT_ROMSIZE_KB_12288 is not set
|
||||||
|
CONFIG_COREBOOT_ROMSIZE_KB_16384=y
|
||||||
|
# CONFIG_COREBOOT_ROMSIZE_KB_24576 is not set
|
||||||
|
# CONFIG_COREBOOT_ROMSIZE_KB_32768 is not set
|
||||||
|
# CONFIG_COREBOOT_ROMSIZE_KB_65536 is not set
|
||||||
|
CONFIG_COREBOOT_ROMSIZE_KB=16384
|
||||||
|
CONFIG_ROM_SIZE=0x01000000
|
||||||
|
CONFIG_HAVE_POWER_STATE_AFTER_FAILURE=y
|
||||||
|
CONFIG_HAVE_POWER_STATE_PREVIOUS_AFTER_FAILURE=y
|
||||||
|
# CONFIG_POWER_STATE_OFF_AFTER_FAILURE is not set
|
||||||
|
CONFIG_POWER_STATE_ON_AFTER_FAILURE=y
|
||||||
|
# CONFIG_POWER_STATE_PREVIOUS_AFTER_FAILURE is not set
|
||||||
|
CONFIG_MAINBOARD_POWER_FAILURE_STATE=1
|
||||||
|
# end of Mainboard
|
||||||
|
|
||||||
|
#
|
||||||
|
# Chipset
|
||||||
|
#
|
||||||
|
|
||||||
|
#
|
||||||
|
# SoC
|
||||||
|
#
|
||||||
|
CONFIG_CHIPSET_DEVICETREE="soc/intel/skylake/chipset.cb"
|
||||||
|
CONFIG_FSP_M_FILE="../../../vendorfiles/kabylake/Fsp_M.fd"
|
||||||
|
CONFIG_FSP_S_FILE="../../../vendorfiles/kabylake/Fsp_S.fd"
|
||||||
|
CONFIG_CBFS_MCACHE_SIZE=0x4000
|
||||||
|
CONFIG_ROMSTAGE_ADDR=0x2000000
|
||||||
|
CONFIG_VERSTAGE_ADDR=0x2000000
|
||||||
|
CONFIG_SMM_TSEG_SIZE=0x800000
|
||||||
|
CONFIG_SMM_RESERVED_SIZE=0x200000
|
||||||
|
CONFIG_SMM_MODULE_STACK_SIZE=0x800
|
||||||
|
CONFIG_ACPI_BERT_SIZE=0x0
|
||||||
|
CONFIG_DRIVERS_I2C_DESIGNWARE_CLOCK_MHZ=120
|
||||||
|
CONFIG_CPU_PT_ROM_MAP_GB=512
|
||||||
|
CONFIG_PRERAM_CBFS_CACHE_SIZE=0x4000
|
||||||
|
CONFIG_DOMAIN_RESOURCE_32BIT_LIMIT=0xe0000000
|
||||||
|
CONFIG_ACPI_CPU_STRING="CP%02X"
|
||||||
|
CONFIG_STACK_SIZE=0x2000
|
||||||
|
CONFIG_IFD_CHIPSET="sklkbl"
|
||||||
|
CONFIG_IED_REGION_SIZE=0x400000
|
||||||
|
CONFIG_MAX_ROOT_PORTS=24
|
||||||
|
CONFIG_PCR_BASE_ADDRESS=0xfd000000
|
||||||
|
CONFIG_CPU_BCLK_MHZ=100
|
||||||
|
CONFIG_SOC_INTEL_COMMON_BLOCK_GSPI_CLOCK_MHZ=120
|
||||||
|
CONFIG_CPU_XTAL_HZ=24000000
|
||||||
|
CONFIG_SOC_INTEL_COMMON_BLOCK_GSPI_MAX=2
|
||||||
|
CONFIG_SOC_INTEL_I2C_DEV_MAX=6
|
||||||
|
# CONFIG_ENABLE_SATA_TEST_MODE is not set
|
||||||
|
CONFIG_SOC_INTEL_COMMON_LPSS_UART_CLK_M_VAL=0x30
|
||||||
|
CONFIG_SOC_INTEL_COMMON_LPSS_UART_CLK_N_VAL=0xc35
|
||||||
|
CONFIG_FSP_HEADER_PATH="3rdparty/fsp/KabylakeFspBinPkg/Include/"
|
||||||
|
CONFIG_SOC_INTEL_COMMON_DEBUG_CONSENT=0
|
||||||
|
CONFIG_INTEL_GMA_BCLV_OFFSET=0xc8254
|
||||||
|
CONFIG_INTEL_GMA_BCLV_WIDTH=16
|
||||||
|
CONFIG_INTEL_GMA_BCLM_OFFSET=0xc8256
|
||||||
|
CONFIG_INTEL_GMA_BCLM_WIDTH=16
|
||||||
|
CONFIG_FSP_PUBLISH_MBP_HOB=y
|
||||||
|
CONFIG_FSP_STATUS_GLOBAL_RESET=0x40000003
|
||||||
|
CONFIG_MAX_HECI_DEVICES=5
|
||||||
|
CONFIG_BOOTBLOCK_IN_CBFS=y
|
||||||
|
CONFIG_HAVE_PAM0_REGISTER=y
|
||||||
|
CONFIG_INTEL_TXT_BIOSACM_ALIGNMENT=0x40000
|
||||||
|
CONFIG_CPU_INTEL_NUM_FIT_ENTRIES=10
|
||||||
|
CONFIG_SOC_INTEL_GFX_FRAMEBUFFER_OFFSET=0x0
|
||||||
|
CONFIG_PCIE_LTR_MAX_SNOOP_LATENCY=0x1003
|
||||||
|
CONFIG_PCIE_LTR_MAX_NO_SNOOP_LATENCY=0x1003
|
||||||
|
CONFIG_SOC_PHYSICAL_ADDRESS_WIDTH=0
|
||||||
|
CONFIG_RAMSTAGE_CBFS_CACHE_SIZE=0x4000
|
||||||
|
CONFIG_CBFS_CACHE_ALIGN=8
|
||||||
|
CONFIG_SOC_INTEL_COMMON_SKYLAKE_BASE=y
|
||||||
|
CONFIG_SOC_INTEL_KABYLAKE=y
|
||||||
|
CONFIG_SKYLAKE_SOC_PCH_H=y
|
||||||
|
CONFIG_MAINBOARD_SUPPORTS_KABYLAKE_CPU=y
|
||||||
|
CONFIG_MAINBOARD_SUPPORTS_COFFEELAKE_CPU=y
|
||||||
|
# CONFIG_ALWAYS_ALLOW_ABOVE_4G_ALLOCATION is not set
|
||||||
|
CONFIG_FSP_T_LOCATION=0xfffe0000
|
||||||
|
CONFIG_SOC_INTEL_COMMON_BLOCK_P2SB=y
|
||||||
|
CONFIG_FIXED_SMBUS_IO_BASE=0xefa0
|
||||||
|
CONFIG_UART_BITBANG_TX_DELAY_MS=5
|
||||||
|
CONFIG_SOC_INTEL_COMMON=y
|
||||||
|
|
||||||
|
#
|
||||||
|
# Intel SoC Common Code for IP blocks
|
||||||
|
#
|
||||||
|
CONFIG_SOC_INTEL_COMMON_BLOCK=y
|
||||||
|
CONFIG_SOC_INTEL_COMMON_BLOCK_ACPI=y
|
||||||
|
CONFIG_SOC_INTEL_COMMON_BLOCK_ACPI_GPIO=y
|
||||||
|
CONFIG_SOC_INTEL_COMMON_BLOCK_ACPI_LPIT=y
|
||||||
|
CONFIG_SOC_INTEL_COMMON_BLOCK_ACPI_PEP=y
|
||||||
|
CONFIG_SOC_INTEL_COMMON_BLOCK_ACPI_CPPC=y
|
||||||
|
CONFIG_SOC_INTEL_COMMON_BLOCK_CHIP_CONFIG=y
|
||||||
|
CONFIG_SOC_INTEL_COMMON_BLOCK_CPU=y
|
||||||
|
CONFIG_SOC_INTEL_COMMON_BLOCK_CPU_MPINIT=y
|
||||||
|
CONFIG_USE_FSP_FEATURE_PROGRAM_ON_APS=y
|
||||||
|
# CONFIG_USE_COREBOOT_MP_INIT is not set
|
||||||
|
CONFIG_SOC_INTEL_COMMON_BLOCK_CPU_SMMRELOCATE=y
|
||||||
|
CONFIG_SOC_INTEL_COMMON_BLOCK_CAR=y
|
||||||
|
CONFIG_INTEL_CAR_NEM_ENHANCED=y
|
||||||
|
# CONFIG_USE_INTEL_FSP_MP_INIT is not set
|
||||||
|
CONFIG_CPU_SUPPORTS_PM_TIMER_EMULATION=y
|
||||||
|
CONFIG_HAVE_HYPERTHREADING=y
|
||||||
|
# CONFIG_FSP_HYPERTHREADING is not set
|
||||||
|
# CONFIG_INTEL_KEYLOCKER is not set
|
||||||
|
# CONFIG_SOC_INTEL_COMMON_BLOCK_PRMRR_SIZE_MAX is not set
|
||||||
|
# CONFIG_SOC_INTEL_COMMON_BLOCK_PRMRR_SIZE_256MB is not set
|
||||||
|
# CONFIG_SOC_INTEL_COMMON_BLOCK_PRMRR_SIZE_128MB is not set
|
||||||
|
# CONFIG_SOC_INTEL_COMMON_BLOCK_PRMRR_SIZE_64MB is not set
|
||||||
|
# CONFIG_SOC_INTEL_COMMON_BLOCK_PRMRR_SIZE_32MB is not set
|
||||||
|
# CONFIG_SOC_INTEL_COMMON_BLOCK_PRMRR_SIZE_16MB is not set
|
||||||
|
# CONFIG_SOC_INTEL_COMMON_BLOCK_PRMRR_SIZE_8MB is not set
|
||||||
|
# CONFIG_SOC_INTEL_COMMON_BLOCK_PRMRR_SIZE_4MB is not set
|
||||||
|
# CONFIG_SOC_INTEL_COMMON_BLOCK_PRMRR_SIZE_2MB is not set
|
||||||
|
CONFIG_SOC_INTEL_COMMON_BLOCK_PRMRR_SIZE_0MB=y
|
||||||
|
CONFIG_SOC_INTEL_COMMON_BLOCK_CSE=y
|
||||||
|
CONFIG_SOC_INTEL_COMMON_BLOCK_HECI1_DISABLE_USING_PCR=y
|
||||||
|
CONFIG_SOC_INTEL_CSE_FMAP_NAME="SI_ME"
|
||||||
|
CONFIG_SOC_INTEL_CSE_RW_CBFS_NAME="me_rw"
|
||||||
|
CONFIG_SOC_INTEL_CSE_RW_VERSION_CBFS_NAME="me_rw.version"
|
||||||
|
CONFIG_SOC_INTEL_CSE_RW_FILE=""
|
||||||
|
CONFIG_SOC_INTEL_CSE_RW_VERSION=""
|
||||||
|
CONFIG_SOC_INTEL_CSE_IOM_CBFS_NAME="cse_iom"
|
||||||
|
CONFIG_SOC_INTEL_CSE_IOM_CBFS_FILE=""
|
||||||
|
CONFIG_SOC_INTEL_CSE_NPHY_CBFS_NAME="cse_nphy"
|
||||||
|
CONFIG_SOC_INTEL_CSE_NPHY_CBFS_FILE=""
|
||||||
|
CONFIG_CSE_RESET_CLEAR_EC_AP_IDLE_FLAG=y
|
||||||
|
CONFIG_SOC_INTEL_COMMON_BLOCK_DSP=y
|
||||||
|
CONFIG_SOC_INTEL_COMMON_BLOCK_FAST_SPI=y
|
||||||
|
CONFIG_FAST_SPI_DISABLE_WRITE_STATUS=y
|
||||||
|
CONFIG_SOC_INTEL_COMMON_BLOCK_GPIO=y
|
||||||
|
CONFIG_SOC_INTEL_COMMON_BLOCK_GPIO_ITSS_POL_CFG=y
|
||||||
|
CONFIG_SOC_INTEL_COMMON_BLOCK_GPIO_PADCFG_PADTOL=y
|
||||||
|
CONFIG_SOC_INTEL_COMMON_BLOCK_GPIO_DUAL_ROUTE_SUPPORT=y
|
||||||
|
CONFIG_SOC_INTEL_COMMON_BLOCK_GPMR=y
|
||||||
|
CONFIG_SOC_INTEL_COMMON_BLOCK_GRAPHICS=y
|
||||||
|
CONFIG_SOC_INTEL_GFX_HAVE_DDI_A_BIFURCATION=y
|
||||||
|
# CONFIG_SOC_INTEL_DISABLE_IGD is not set
|
||||||
|
CONFIG_SOC_INTEL_COMMON_BLOCK_GSPI=y
|
||||||
|
CONFIG_SOC_INTEL_COMMON_BLOCK_HDA=y
|
||||||
|
CONFIG_SOC_INTEL_COMMON_BLOCK_HDA_VERB=y
|
||||||
|
CONFIG_SOC_INTEL_COMMON_BLOCK_I2C=y
|
||||||
|
CONFIG_SOC_INTEL_COMMON_BLOCK_ITSS=y
|
||||||
|
CONFIG_SOC_INTEL_COMMON_BLOCK_LPC=y
|
||||||
|
CONFIG_SOC_INTEL_COMMON_BLOCK_LPC_MIRROR_TO_GPMR=y
|
||||||
|
CONFIG_SOC_INTEL_COMMON_BLOCK_LPSS=y
|
||||||
|
CONFIG_SOC_INTEL_COMMON_BLOCK_BASE_P2SB=y
|
||||||
|
CONFIG_SOC_INTEL_COMMON_BLOCK_PCIE=y
|
||||||
|
CONFIG_SOC_INTEL_COMMON_BLOCK_PCR=y
|
||||||
|
CONFIG_SOC_INTEL_COMMON_BLOCK_PMC=y
|
||||||
|
CONFIG_SOC_INTEL_COMMON_BLOCK_PMC_DISCOVERABLE=y
|
||||||
|
CONFIG_PMC_GLOBAL_RESET_ENABLE_LOCK=y
|
||||||
|
CONFIG_SOC_INTEL_COMMON_BLOCK_POWER_LIMIT=y
|
||||||
|
CONFIG_SOC_INTEL_COMMON_BLOCK_RTC=y
|
||||||
|
CONFIG_SOC_INTEL_COMMON_BLOCK_SATA=y
|
||||||
|
CONFIG_SOC_INTEL_COMMON_BLOCK_SCS=y
|
||||||
|
CONFIG_SOC_INTEL_COMMON_BLOCK_SGX=y
|
||||||
|
CONFIG_SOC_INTEL_COMMON_BLOCK_SGX_LOCK_MEMORY=y
|
||||||
|
CONFIG_SOC_INTEL_COMMON_BLOCK_SMBUS=y
|
||||||
|
CONFIG_SOC_INTEL_COMMON_BLOCK_TCO=y
|
||||||
|
CONFIG_SOC_INTEL_COMMON_BLOCK_TCO_ENABLE_THROUGH_SMBUS=y
|
||||||
|
CONFIG_SOC_INTEL_COMMON_BLOCK_SMM=y
|
||||||
|
CONFIG_SOC_INTEL_COMMON_BLOCK_SMM_IO_TRAP=y
|
||||||
|
# CONFIG_SOC_INTEL_COMMON_BLOCK_SMM_TCO_ENABLE is not set
|
||||||
|
CONFIG_SOC_INTEL_COMMON_BLOCK_SMM_S5_DELAY_MS=0
|
||||||
|
CONFIG_SOC_INTEL_COMMON_BLOCK_SPI=y
|
||||||
|
CONFIG_SOC_INTEL_COMMON_BLOCK_SA=y
|
||||||
|
CONFIG_SA_ENABLE_DPR=y
|
||||||
|
CONFIG_HAVE_CAPID_A_REGISTER=y
|
||||||
|
CONFIG_HAVE_BDSM_BGSM_REGISTER=y
|
||||||
|
CONFIG_SOC_INTEL_COMMON_BLOCK_THERMAL=y
|
||||||
|
CONFIG_SOC_INTEL_COMMON_BLOCK_THERMAL_PCI_DEV=y
|
||||||
|
CONFIG_SOC_INTEL_COMMON_BLOCK_TIMER=y
|
||||||
|
CONFIG_SOC_INTEL_COMMON_BLOCK_UART=y
|
||||||
|
CONFIG_SOC_INTEL_COMMON_BLOCK_XDCI=y
|
||||||
|
CONFIG_SOC_INTEL_COMMON_BLOCK_XHCI=y
|
||||||
|
CONFIG_SOC_INTEL_COMMON_BLOCK_XHCI_ELOG=y
|
||||||
|
|
||||||
|
#
|
||||||
|
# Intel SoC Common Code for features
|
||||||
|
#
|
||||||
|
CONFIG_SOC_INTEL_COMMON_FEATURE=y
|
||||||
|
CONFIG_SOC_INTEL_COMMON_FEATURE_GSPI_DEVFN=y
|
||||||
|
CONFIG_SOC_INTEL_COMMON_FEATURE_I2C_DEVFN=y
|
||||||
|
CONFIG_SOC_INTEL_COMMON_FEATURE_UART_DEVICES=y
|
||||||
|
|
||||||
|
#
|
||||||
|
# Intel SoC Common PCH Code
|
||||||
|
#
|
||||||
|
CONFIG_SOC_INTEL_COMMON_PCH_CLIENT=y
|
||||||
|
CONFIG_SOC_INTEL_COMMON_PCH_BASE=y
|
||||||
|
CONFIG_SOC_INTEL_COMMON_PCH_LOCKDOWN=y
|
||||||
|
CONFIG_PCH_SPECIFIC_BASE_OPTIONS=y
|
||||||
|
CONFIG_PCH_SPECIFIC_DISCRETE_OPTIONS=y
|
||||||
|
CONFIG_PCH_SPECIFIC_CLIENT_OPTIONS=y
|
||||||
|
|
||||||
|
#
|
||||||
|
# Intel SoC Common coreboot stages and non-IP blocks
|
||||||
|
#
|
||||||
|
CONFIG_SOC_INTEL_COMMON_BASECODE=y
|
||||||
|
CONFIG_SOC_INTEL_COMMON_RESET=y
|
||||||
|
CONFIG_SOC_INTEL_COMMON_ACPI_WAKE_SOURCE=y
|
||||||
|
CONFIG_PAVP=y
|
||||||
|
# CONFIG_MMA is not set
|
||||||
|
CONFIG_SOC_INTEL_COMMON_NHLT=y
|
||||||
|
# CONFIG_SOC_INTEL_DEBUG_CONSENT is not set
|
||||||
|
|
||||||
|
#
|
||||||
|
# CPU
|
||||||
|
#
|
||||||
|
CONFIG_CPU_INTEL_FIRMWARE_INTERFACE_TABLE=y
|
||||||
|
CONFIG_CPU_INTEL_COMMON=y
|
||||||
|
CONFIG_ENABLE_VMX=y
|
||||||
|
CONFIG_SET_IA32_FC_LOCK_BIT=y
|
||||||
|
CONFIG_SET_MSR_AESNI_LOCK_BIT=y
|
||||||
|
CONFIG_CPU_INTEL_COMMON_SMM=y
|
||||||
|
CONFIG_PARALLEL_MP=y
|
||||||
|
CONFIG_PARALLEL_MP_AP_WORK=y
|
||||||
|
CONFIG_XAPIC_ONLY=y
|
||||||
|
# CONFIG_X2APIC_ONLY is not set
|
||||||
|
# CONFIG_X2APIC_RUNTIME is not set
|
||||||
|
# CONFIG_X2APIC_LATE_WORKAROUND is not set
|
||||||
|
CONFIG_UDELAY_TSC=y
|
||||||
|
CONFIG_TSC_MONOTONIC_TIMER=y
|
||||||
|
CONFIG_TSC_SYNC_MFENCE=y
|
||||||
|
CONFIG_HAVE_SMI_HANDLER=y
|
||||||
|
CONFIG_SMM_TSEG=y
|
||||||
|
CONFIG_SMM_OPAL_S3_STATE_SMRAM_SIZE=0x0
|
||||||
|
CONFIG_SMM_PCI_RESOURCE_STORE_NUM_SLOTS=8
|
||||||
|
CONFIG_AP_STACK_SIZE=0x800
|
||||||
|
CONFIG_SMP=y
|
||||||
|
CONFIG_SSE=y
|
||||||
|
CONFIG_SSE2=y
|
||||||
|
CONFIG_SUPPORT_CPU_UCODE_IN_CBFS=y
|
||||||
|
CONFIG_USE_CPU_MICROCODE_CBFS_BINS=y
|
||||||
|
CONFIG_CPU_MICROCODE_CBFS_DEFAULT_BINS=y
|
||||||
|
# CONFIG_CPU_MICROCODE_CBFS_EXTERNAL_BINS is not set
|
||||||
|
# CONFIG_CPU_MICROCODE_CBFS_EXTERNAL_HEADER is not set
|
||||||
|
# CONFIG_CPU_MICROCODE_CBFS_NONE is not set
|
||||||
|
|
||||||
|
#
|
||||||
|
# Northbridge
|
||||||
|
#
|
||||||
|
|
||||||
|
#
|
||||||
|
# Southbridge
|
||||||
|
#
|
||||||
|
# CONFIG_PCIEXP_HOTPLUG is not set
|
||||||
|
CONFIG_INTEL_DESCRIPTOR_MODE_REQUIRED=y
|
||||||
|
CONFIG_PCIEXP_COMMON_CLOCK=y
|
||||||
|
CONFIG_SOUTHBRIDGE_INTEL_COMMON_SMBUS=y
|
||||||
|
CONFIG_INTEL_DESCRIPTOR_MODE_CAPABLE=y
|
||||||
|
# CONFIG_VALIDATE_INTEL_DESCRIPTOR is not set
|
||||||
|
CONFIG_FIXED_RCBA_MMIO_BASE=0xfed1c000
|
||||||
|
CONFIG_RCBA_LENGTH=0x4000
|
||||||
|
|
||||||
|
#
|
||||||
|
# Super I/O
|
||||||
|
#
|
||||||
|
CONFIG_SUPERIO_SMSC_SCH555x=y
|
||||||
|
|
||||||
|
#
|
||||||
|
# Embedded Controllers
|
||||||
|
#
|
||||||
|
|
||||||
|
#
|
||||||
|
# Intel Firmware
|
||||||
|
#
|
||||||
|
CONFIG_HAVE_ME_BIN=y
|
||||||
|
# CONFIG_STITCH_ME_BIN is not set
|
||||||
|
# CONFIG_CHECK_ME is not set
|
||||||
|
# CONFIG_ME_REGION_ALLOW_CPU_READ_ACCESS is not set
|
||||||
|
# CONFIG_USE_ME_CLEANER is not set
|
||||||
|
# CONFIG_DO_NOT_TOUCH_DESCRIPTOR_REGION is not set
|
||||||
|
# CONFIG_LOCK_MANAGEMENT_ENGINE is not set
|
||||||
|
CONFIG_UNLOCK_FLASH_REGIONS=y
|
||||||
|
CONFIG_ACPI_FNKEY_GEN_SCANCODE=0
|
||||||
|
CONFIG_UDK_BASE=y
|
||||||
|
CONFIG_UDK_2017_BINDING=y
|
||||||
|
CONFIG_UDK_2013_VERSION=2013
|
||||||
|
CONFIG_UDK_2017_VERSION=2017
|
||||||
|
CONFIG_UDK_202005_VERSION=202005
|
||||||
|
CONFIG_UDK_202111_VERSION=202111
|
||||||
|
CONFIG_UDK_202302_VERSION=202302
|
||||||
|
CONFIG_UDK_202305_VERSION=202305
|
||||||
|
CONFIG_UDK_VERSION=2017
|
||||||
|
CONFIG_ARCH_X86=y
|
||||||
|
CONFIG_ARCH_BOOTBLOCK_X86_32=y
|
||||||
|
CONFIG_ARCH_VERSTAGE_X86_32=y
|
||||||
|
CONFIG_ARCH_ROMSTAGE_X86_32=y
|
||||||
|
CONFIG_ARCH_POSTCAR_X86_32=y
|
||||||
|
CONFIG_ARCH_RAMSTAGE_X86_32=y
|
||||||
|
CONFIG_ARCH_SMM_X86_32=y
|
||||||
|
CONFIG_ARCH_ALL_STAGES_X86_32=y
|
||||||
|
CONFIG_RESERVED_PHYSICAL_ADDRESS_BITS_SUPPORT=y
|
||||||
|
CONFIG_X86_TOP4G_BOOTMEDIA_MAP=y
|
||||||
|
CONFIG_POSTRAM_CBFS_CACHE_IN_BSS=y
|
||||||
|
CONFIG_PC80_SYSTEM=y
|
||||||
|
CONFIG_HAVE_CMOS_DEFAULT=y
|
||||||
|
CONFIG_POSTCAR_STAGE=y
|
||||||
|
CONFIG_BOOTBLOCK_SIMPLE=y
|
||||||
|
# CONFIG_BOOTBLOCK_NORMAL is not set
|
||||||
|
CONFIG_COLLECT_TIMESTAMPS_TSC=y
|
||||||
|
CONFIG_HAVE_CF9_RESET=y
|
||||||
|
CONFIG_DEBUG_HW_BREAKPOINTS=y
|
||||||
|
CONFIG_DEBUG_NULL_DEREF_BREAKPOINTS=y
|
||||||
|
# CONFIG_DUMP_SMBIOS_TYPE17 is not set
|
||||||
|
CONFIG_X86_BOOTBLOCK_EXTRA_PROGRAM_SZ=0
|
||||||
|
CONFIG_DEFAULT_EBDA_LOWMEM=0x100000
|
||||||
|
CONFIG_DEFAULT_EBDA_SEGMENT=0xF600
|
||||||
|
CONFIG_DEFAULT_EBDA_SIZE=0x400
|
||||||
|
CONFIG_IOAPIC=y
|
||||||
|
# end of Chipset
|
||||||
|
|
||||||
|
#
|
||||||
|
# Devices
|
||||||
|
#
|
||||||
|
CONFIG_HAVE_VGA_TEXT_FRAMEBUFFER=y
|
||||||
|
CONFIG_HAVE_LINEAR_FRAMEBUFFER=y
|
||||||
|
CONFIG_HAVE_FSP_GOP=y
|
||||||
|
CONFIG_MAINBOARD_HAS_LIBGFXINIT=y
|
||||||
|
CONFIG_MAINBOARD_USE_LIBGFXINIT=y
|
||||||
|
# CONFIG_VGA_ROM_RUN is not set
|
||||||
|
# CONFIG_RUN_FSP_GOP is not set
|
||||||
|
# CONFIG_NO_GFX_INIT is not set
|
||||||
|
CONFIG_NO_EARLY_GFX_INIT=y
|
||||||
|
|
||||||
|
#
|
||||||
|
# Display
|
||||||
|
#
|
||||||
|
CONFIG_VGA_TEXT_FRAMEBUFFER=y
|
||||||
|
# CONFIG_GENERIC_LINEAR_FRAMEBUFFER is not set
|
||||||
|
CONFIG_DEFAULT_SCREEN_ROTATION_INT=0
|
||||||
|
# end of Display
|
||||||
|
|
||||||
|
CONFIG_PCI=y
|
||||||
|
CONFIG_ECAM_MMCONF_SUPPORT=y
|
||||||
|
CONFIG_PCIX_PLUGIN_SUPPORT=y
|
||||||
|
CONFIG_AZALIA_HDA_CODEC_SUPPORT=y
|
||||||
|
CONFIG_AZALIA_USE_LEGACY_VERB_TABLE=y
|
||||||
|
CONFIG_PCIEXP_PLUGIN_SUPPORT=y
|
||||||
|
CONFIG_ECAM_MMCONF_LENGTH=0x10000000
|
||||||
|
CONFIG_PCI_ALLOW_BUS_MASTER=y
|
||||||
|
CONFIG_PCI_SET_BUS_MASTER_PCI_BRIDGES=y
|
||||||
|
CONFIG_PCI_ALLOW_BUS_MASTER_ANY_DEVICE=y
|
||||||
|
# CONFIG_PCIEXP_SUPPORT_RESIZABLE_BARS is not set
|
||||||
|
# CONFIG_PCIEXP_LANE_ERR_STAT_CLEAR is not set
|
||||||
|
# CONFIG_EARLY_PCI_BRIDGE is not set
|
||||||
|
CONFIG_SUBSYSTEM_VENDOR_ID=0x0000
|
||||||
|
CONFIG_SUBSYSTEM_DEVICE_ID=0x0000
|
||||||
|
CONFIG_INTEL_GMA_HAVE_VBT=y
|
||||||
|
CONFIG_INTEL_GMA_ADD_VBT=y
|
||||||
|
# CONFIG_SOFTWARE_I2C is not set
|
||||||
|
CONFIG_I2C_TRANSFER_TIMEOUT_US=500000
|
||||||
|
CONFIG_RESOURCE_ALLOCATION_TOP_DOWN=y
|
||||||
|
CONFIG_DRAM_SUPPORT_DDR4=y
|
||||||
|
CONFIG_DRAM_SUPPORT_DDR3=y
|
||||||
|
# end of Devices
|
||||||
|
|
||||||
|
#
|
||||||
|
# Generic Drivers
|
||||||
|
#
|
||||||
|
CONFIG_CRB_TPM_BASE_ADDRESS=0xfed40000
|
||||||
|
# CONFIG_DRIVERS_EFI_VARIABLE_STORE is not set
|
||||||
|
# CONFIG_ELOG is not set
|
||||||
|
# CONFIG_DRIVERS_HWID_DMI is not set
|
||||||
|
CONFIG_CACHE_MRC_SETTINGS=y
|
||||||
|
CONFIG_MRC_SETTINGS_PROTECT=y
|
||||||
|
# CONFIG_DRIVERS_OPTION_CFR is not set
|
||||||
|
# CONFIG_SMMSTORE is not set
|
||||||
|
CONFIG_SPI_FLASH=y
|
||||||
|
CONFIG_BOOT_DEVICE_SPI_FLASH_RW_NOMMAP=y
|
||||||
|
CONFIG_BOOT_DEVICE_SPI_FLASH_RW_NOMMAP_EARLY=y
|
||||||
|
# CONFIG_SPI_FLASH_NO_FAST_READ is not set
|
||||||
|
CONFIG_DRIVERS_UART=y
|
||||||
|
# CONFIG_DRIVERS_UART_OXPCIE is not set
|
||||||
|
# CONFIG_VPD is not set
|
||||||
|
# CONFIG_DRIVERS_EMULATION_QEMU_FW_CFG is not set
|
||||||
|
# CONFIG_DRIVERS_GENERIC_CBFS_SERIAL is not set
|
||||||
|
# CONFIG_DRIVERS_GENERIC_CBFS_UUID is not set
|
||||||
|
# CONFIG_DRIVERS_GENESYSLOGIC_GL9750 is not set
|
||||||
|
# CONFIG_DRIVERS_GENESYSLOGIC_GL9755 is not set
|
||||||
|
# CONFIG_DRIVERS_GENESYSLOGIC_GL9763E is not set
|
||||||
|
CONFIG_DRIVERS_I2C_DESIGNWARE=y
|
||||||
|
# CONFIG_DRIVERS_I2C_MAX98396 is not set
|
||||||
|
# CONFIG_FSP_USE_REPO is not set
|
||||||
|
# CONFIG_DISPLAY_HOBS is not set
|
||||||
|
# CONFIG_DISPLAY_UPD_DATA is not set
|
||||||
|
CONFIG_PLATFORM_USES_FSP2_0=y
|
||||||
|
CONFIG_PLATFORM_USES_FSP2_X86_32=y
|
||||||
|
CONFIG_HAVE_INTEL_FSP_REPO=y
|
||||||
|
CONFIG_ADD_FSP_BINARIES=y
|
||||||
|
CONFIG_FSP_S_CBFS="fsps.bin"
|
||||||
|
CONFIG_FSP_M_CBFS="fspm.bin"
|
||||||
|
# CONFIG_FSP_FULL_FD is not set
|
||||||
|
CONFIG_FSP_T_RESERVED_SIZE=0x0
|
||||||
|
CONFIG_FSP_M_XIP=y
|
||||||
|
CONFIG_SOC_INTEL_COMMON_FSP_RESET=y
|
||||||
|
CONFIG_USE_FSP_NOTIFY_PHASE_POST_PCI_ENUM=y
|
||||||
|
CONFIG_USE_FSP_NOTIFY_PHASE_READY_TO_BOOT=y
|
||||||
|
CONFIG_USE_FSP_NOTIFY_PHASE_END_OF_FIRMWARE=y
|
||||||
|
# CONFIG_DISPLAY_FSP_TIMESTAMPS is not set
|
||||||
|
# CONFIG_BUILDING_WITH_DEBUG_FSP is not set
|
||||||
|
CONFIG_FSP_VGA_MODE12_BPP=0x0
|
||||||
|
CONFIG_INTEL_GMA_ACPI=y
|
||||||
|
CONFIG_VBT_CBFS_COMPRESSION_LZMA=y
|
||||||
|
# CONFIG_VBT_CBFS_COMPRESSION_LZ4 is not set
|
||||||
|
# CONFIG_VBT_CBFS_COMPRESSION_NONE is not set
|
||||||
|
CONFIG_VBT_CBFS_COMPRESSION_ALGORITHM="lzma"
|
||||||
|
CONFIG_GFX_GMA=y
|
||||||
|
CONFIG_GFX_GMA_DYN_CPU=y
|
||||||
|
CONFIG_GFX_GMA_GENERATION="Skylake"
|
||||||
|
CONFIG_GFX_GMA_PCH="Sunrise_Point"
|
||||||
|
CONFIG_GFX_GMA_PANEL_2_PORT="Disabled"
|
||||||
|
CONFIG_GFX_GMA_ANALOG_I2C_PORT="PCH_DAC"
|
||||||
|
CONFIG_DRIVERS_INTEL_OC_MAILBOX=y
|
||||||
|
# CONFIG_DRIVERS_NXP_UWB_SR1XX is not set
|
||||||
|
# CONFIG_DRIVERS_PS2_KEYBOARD is not set
|
||||||
|
CONFIG_DRIVERS_MC146818=y
|
||||||
|
CONFIG_USE_PC_CMOS_ALTCENTURY=y
|
||||||
|
CONFIG_PC_CMOS_BASE_PORT_BANK0=0x70
|
||||||
|
CONFIG_VGA=y
|
||||||
|
# CONFIG_DRIVERS_SIL_3114 is not set
|
||||||
|
CONFIG_DRIVERS_USB_ACPI=y
|
||||||
|
CONFIG_DRIVERS_WIFI_GENERIC=y
|
||||||
|
CONFIG_DRIVERS_MTK_WIFI=y
|
||||||
|
# end of Generic Drivers
|
||||||
|
|
||||||
|
#
|
||||||
|
# Security
|
||||||
|
#
|
||||||
|
|
||||||
|
#
|
||||||
|
# CBFS verification
|
||||||
|
#
|
||||||
|
# CONFIG_CBFS_VERIFICATION is not set
|
||||||
|
# end of CBFS verification
|
||||||
|
|
||||||
|
#
|
||||||
|
# Verified Boot (vboot)
|
||||||
|
#
|
||||||
|
# end of Verified Boot (vboot)
|
||||||
|
|
||||||
|
#
|
||||||
|
# Trusted Platform Module
|
||||||
|
#
|
||||||
|
CONFIG_NO_TPM=y
|
||||||
|
CONFIG_PCR_BOOT_MODE=1
|
||||||
|
CONFIG_PCR_HWID=1
|
||||||
|
CONFIG_PCR_SRTM=2
|
||||||
|
CONFIG_PCR_FW_VER=10
|
||||||
|
CONFIG_PCR_RUNTIME_DATA=3
|
||||||
|
# end of Trusted Platform Module
|
||||||
|
|
||||||
|
#
|
||||||
|
# TCG storage
|
||||||
|
#
|
||||||
|
# end of TCG storage
|
||||||
|
|
||||||
|
#
|
||||||
|
# Memory initialization
|
||||||
|
#
|
||||||
|
CONFIG_PLATFORM_HAS_DRAM_CLEAR=y
|
||||||
|
# CONFIG_SECURITY_CLEAR_DRAM_ON_REGULAR_BOOT is not set
|
||||||
|
# end of Memory initialization
|
||||||
|
|
||||||
|
# CONFIG_STM is not set
|
||||||
|
# CONFIG_INTEL_CBNT_SUPPORT is not set
|
||||||
|
# CONFIG_BOOTMEDIA_LOCK_NONE is not set
|
||||||
|
CONFIG_BOOTMEDIA_LOCK_CONTROLLER=y
|
||||||
|
# CONFIG_BOOTMEDIA_LOCK_CHIP is not set
|
||||||
|
CONFIG_BOOTMEDIA_LOCK_WHOLE_RO=y
|
||||||
|
# CONFIG_BOOTMEDIA_LOCK_WHOLE_NO_ACCESS is not set
|
||||||
|
# end of Security
|
||||||
|
|
||||||
|
CONFIG_ACPI_HAVE_PCAT_8259=y
|
||||||
|
CONFIG_ACPI_INTEL_HARDWARE_SLEEP_VALUES=y
|
||||||
|
CONFIG_ACPI_SOC_NVS=y
|
||||||
|
CONFIG_ACPI_CUSTOM_MADT=y
|
||||||
|
CONFIG_ACPI_NO_CUSTOM_MADT=y
|
||||||
|
CONFIG_ACPI_COMMON_MADT_LAPIC=y
|
||||||
|
CONFIG_ACPI_COMMON_MADT_IOAPIC=y
|
||||||
|
CONFIG_HAVE_ACPI_TABLES=y
|
||||||
|
CONFIG_ACPI_LPIT=y
|
||||||
|
CONFIG_BOOT_DEVICE_SPI_FLASH=y
|
||||||
|
CONFIG_BOOT_DEVICE_MEMORY_MAPPED=y
|
||||||
|
CONFIG_BOOT_DEVICE_SUPPORTS_WRITES=y
|
||||||
|
CONFIG_RTC=y
|
||||||
|
|
||||||
|
#
|
||||||
|
# Console
|
||||||
|
#
|
||||||
|
CONFIG_BOOTBLOCK_CONSOLE=y
|
||||||
|
CONFIG_POSTCAR_CONSOLE=y
|
||||||
|
CONFIG_SQUELCH_EARLY_SMP=y
|
||||||
|
# CONFIG_SPKMODEM is not set
|
||||||
|
# CONFIG_CONSOLE_NE2K is not set
|
||||||
|
CONFIG_CONSOLE_CBMEM=y
|
||||||
|
# CONFIG_CONSOLE_CBMEM_DUMP_TO_UART is not set
|
||||||
|
# CONFIG_CONSOLE_SPI_FLASH is not set
|
||||||
|
# CONFIG_CONSOLE_I2C_SMBUS is not set
|
||||||
|
# CONFIG_DEFAULT_CONSOLE_LOGLEVEL_8 is not set
|
||||||
|
# CONFIG_DEFAULT_CONSOLE_LOGLEVEL_7 is not set
|
||||||
|
# CONFIG_DEFAULT_CONSOLE_LOGLEVEL_6 is not set
|
||||||
|
# CONFIG_DEFAULT_CONSOLE_LOGLEVEL_5 is not set
|
||||||
|
# CONFIG_DEFAULT_CONSOLE_LOGLEVEL_4 is not set
|
||||||
|
# CONFIG_DEFAULT_CONSOLE_LOGLEVEL_3 is not set
|
||||||
|
# CONFIG_DEFAULT_CONSOLE_LOGLEVEL_2 is not set
|
||||||
|
# CONFIG_DEFAULT_CONSOLE_LOGLEVEL_1 is not set
|
||||||
|
CONFIG_DEFAULT_CONSOLE_LOGLEVEL_0=y
|
||||||
|
CONFIG_DEFAULT_CONSOLE_LOGLEVEL=0
|
||||||
|
CONFIG_CONSOLE_USE_LOGLEVEL_PREFIX=y
|
||||||
|
CONFIG_CONSOLE_USE_ANSI_ESCAPES=y
|
||||||
|
# CONFIG_CMOS_POST is not set
|
||||||
|
CONFIG_POST_DEVICE_NONE=y
|
||||||
|
# CONFIG_POST_DEVICE_LPC is not set
|
||||||
|
# CONFIG_POST_DEVICE_PCI_PCIE is not set
|
||||||
|
CONFIG_POST_IO_PORT=0x80
|
||||||
|
CONFIG_HWBASE_DEBUG_NULL=y
|
||||||
|
# end of Console
|
||||||
|
|
||||||
|
CONFIG_ACPI_S1_NOT_SUPPORTED=y
|
||||||
|
CONFIG_HAVE_ACPI_RESUME=y
|
||||||
|
CONFIG_RESUME_PATH_SAME_AS_BOOT=y
|
||||||
|
CONFIG_HAVE_MONOTONIC_TIMER=y
|
||||||
|
CONFIG_HAVE_OPTION_TABLE=y
|
||||||
|
CONFIG_ACPI_NHLT=y
|
||||||
|
|
||||||
|
#
|
||||||
|
# System tables
|
||||||
|
#
|
||||||
|
CONFIG_GENERATE_SMBIOS_TABLES=y
|
||||||
|
CONFIG_BIOS_VENDOR="coreboot"
|
||||||
|
CONFIG_MAINBOARD_SERIAL_NUMBER="123456789"
|
||||||
|
# end of System tables
|
||||||
|
|
||||||
|
#
|
||||||
|
# Payload
|
||||||
|
#
|
||||||
|
CONFIG_PAYLOAD_NONE=y
|
||||||
|
# end of Payload
|
||||||
|
|
||||||
|
#
|
||||||
|
# Debugging
|
||||||
|
#
|
||||||
|
|
||||||
|
#
|
||||||
|
# CPU Debug Settings
|
||||||
|
#
|
||||||
|
# CONFIG_DISPLAY_MTRRS is not set
|
||||||
|
|
||||||
|
#
|
||||||
|
# Vendorcode Debug Settings
|
||||||
|
#
|
||||||
|
|
||||||
|
#
|
||||||
|
# BLOB Debug Settings
|
||||||
|
#
|
||||||
|
# CONFIG_DISPLAY_FSP_CALLS_AND_STATUS is not set
|
||||||
|
# CONFIG_DISPLAY_FSP_HEADER is not set
|
||||||
|
# CONFIG_VERIFY_HOBS is not set
|
||||||
|
# CONFIG_DISPLAY_FSP_VERSION_INFO is not set
|
||||||
|
CONFIG_HAVE_GPIO_SNAPSHOT_VERIFY_SUPPORT=y
|
||||||
|
# CONFIG_CHECK_GPIO_CONFIG_CHANGES is not set
|
||||||
|
|
||||||
|
#
|
||||||
|
# General Debug Settings
|
||||||
|
#
|
||||||
|
# CONFIG_GDB_STUB is not set
|
||||||
|
CONFIG_HAVE_DEBUG_GPIO=y
|
||||||
|
# CONFIG_DEBUG_GPIO is not set
|
||||||
|
# CONFIG_DEBUG_CBFS is not set
|
||||||
|
CONFIG_HAVE_DEBUG_SMBUS=y
|
||||||
|
# CONFIG_DEBUG_SMBUS is not set
|
||||||
|
# CONFIG_DEBUG_CONSOLE_INIT is not set
|
||||||
|
# CONFIG_DEBUG_SPI_FLASH is not set
|
||||||
|
# CONFIG_DEBUG_BOOT_STATE is not set
|
||||||
|
# CONFIG_DEBUG_ADA_CODE is not set
|
||||||
|
CONFIG_HAVE_EM100_SUPPORT=y
|
||||||
|
# CONFIG_EM100 is not set
|
||||||
|
# CONFIG_DEBUG_ACPICA_COMPATIBLE is not set
|
||||||
|
# end of Debugging
|
||||||
|
|
||||||
|
CONFIG_RAMSTAGE_ADA=y
|
||||||
|
CONFIG_RAMSTAGE_LIBHWBASE=y
|
||||||
|
CONFIG_HWBASE_DYNAMIC_MMIO=y
|
||||||
|
CONFIG_HWBASE_DEFAULT_MMCONF=0xe0000000
|
||||||
|
CONFIG_HWBASE_DIRECT_PCIDEV=y
|
||||||
|
CONFIG_DECOMPRESS_OFAST=y
|
||||||
|
|
||||||
|
#
|
||||||
|
# Boot Logo Configuration
|
||||||
|
#
|
||||||
|
# CONFIG_BMP_LOGO is not set
|
||||||
|
CONFIG_PLATFORM_POST_RENDER_DELAY_SEC=5
|
||||||
|
# CONFIG_PLATFORM_HAS_SECONDARY_BOOT_INDICATOR_LOGO is not set
|
||||||
|
# CONFIG_FRAMEBUFFER_SPLASH_TEXT is not set
|
||||||
|
# end of Boot Logo Configuration
|
||||||
|
|
||||||
|
CONFIG_MAX_REBOOT_CNT=3
|
||||||
|
CONFIG_RELOCATABLE_MODULES=y
|
||||||
|
CONFIG_GENERIC_GPIO_LIB=y
|
||||||
|
CONFIG_HAVE_BOOTBLOCK=y
|
||||||
|
CONFIG_HAVE_ROMSTAGE=y
|
||||||
|
CONFIG_HAVE_RAMSTAGE=y
|
||||||
@@ -0,0 +1,14 @@
|
|||||||
|
# SPDX-License-Identifier: GPL-3.0-or-later
|
||||||
|
|
||||||
|
tree="default"
|
||||||
|
xarch="i386-elf"
|
||||||
|
payload_seabios="y"
|
||||||
|
payload_grub="y"
|
||||||
|
payload_memtest="y"
|
||||||
|
grub_scan_disk="nvme ahci"
|
||||||
|
grubtree="xhci_nvme"
|
||||||
|
vcfg="3050micro"
|
||||||
|
build_depend="seabios/default grub/xhci_nvme memtest86plus u-boot/amd64coreboot"
|
||||||
|
IFD_platform="sklkbl"
|
||||||
|
payload_uboot="amd64"
|
||||||
|
payload_grubsea="y"
|
||||||
@@ -101,6 +101,7 @@ CONFIG_VENDOR_DELL=y
|
|||||||
# CONFIG_VENDOR_PRODRIVE is not set
|
# CONFIG_VENDOR_PRODRIVE is not set
|
||||||
# CONFIG_VENDOR_PROTECTLI is not set
|
# CONFIG_VENDOR_PROTECTLI is not set
|
||||||
# CONFIG_VENDOR_PURISM is not set
|
# CONFIG_VENDOR_PURISM is not set
|
||||||
|
# CONFIG_VENDOR_QOTOM is not set
|
||||||
# CONFIG_VENDOR_RAPTOR_CS is not set
|
# CONFIG_VENDOR_RAPTOR_CS is not set
|
||||||
# CONFIG_VENDOR_RAZER is not set
|
# CONFIG_VENDOR_RAZER is not set
|
||||||
# CONFIG_VENDOR_RODA is not set
|
# CONFIG_VENDOR_RODA is not set
|
||||||
@@ -158,6 +159,7 @@ CONFIG_TPM_PIRQ=0x0
|
|||||||
# CONFIG_BOARD_DELL_E4300 is not set
|
# CONFIG_BOARD_DELL_E4300 is not set
|
||||||
# CONFIG_BOARD_DELL_E6400 is not set
|
# CONFIG_BOARD_DELL_E6400 is not set
|
||||||
# CONFIG_BOARD_DELL_LATITUDE_E7240 is not set
|
# CONFIG_BOARD_DELL_LATITUDE_E7240 is not set
|
||||||
|
# CONFIG_BOARD_DELL_OPTIPLEX_3040 is not set
|
||||||
# CONFIG_BOARD_DELL_OPTIPLEX_780_MT is not set
|
# CONFIG_BOARD_DELL_OPTIPLEX_780_MT is not set
|
||||||
# CONFIG_BOARD_DELL_OPTIPLEX_780_USFF is not set
|
# CONFIG_BOARD_DELL_OPTIPLEX_780_USFF is not set
|
||||||
# CONFIG_BOARD_DELL_OPTIPLEX_9020_SFF is not set
|
# CONFIG_BOARD_DELL_OPTIPLEX_9020_SFF is not set
|
||||||
@@ -211,7 +213,9 @@ CONFIG_GFX_GMA_PANEL_1_ON_EDP=y
|
|||||||
CONFIG_DRIVERS_UART_8250IO=y
|
CONFIG_DRIVERS_UART_8250IO=y
|
||||||
CONFIG_PC_CMOS_BASE_PORT_BANK1=0x72
|
CONFIG_PC_CMOS_BASE_PORT_BANK1=0x72
|
||||||
CONFIG_HEAP_SIZE=0x100000
|
CONFIG_HEAP_SIZE=0x100000
|
||||||
|
# CONFIG_BOOTMEDIA_SMM_BWP is not set
|
||||||
# CONFIG_DRIVERS_EFI_FW_INFO is not set
|
# CONFIG_DRIVERS_EFI_FW_INFO is not set
|
||||||
|
# CONFIG_TCG_OPAL_S3_UNLOCK is not set
|
||||||
# CONFIG_TPM_MEASURED_BOOT is not set
|
# CONFIG_TPM_MEASURED_BOOT is not set
|
||||||
CONFIG_BOARD_ROMSIZE_KB_12288=y
|
CONFIG_BOARD_ROMSIZE_KB_12288=y
|
||||||
# CONFIG_COREBOOT_ROMSIZE_KB_256 is not set
|
# CONFIG_COREBOOT_ROMSIZE_KB_256 is not set
|
||||||
@@ -268,10 +272,6 @@ CONFIG_INTEL_GMA_BCLM_WIDTH=16
|
|||||||
CONFIG_BOOTBLOCK_IN_CBFS=y
|
CONFIG_BOOTBLOCK_IN_CBFS=y
|
||||||
CONFIG_DCACHE_RAM_MRC_VAR_SIZE=0x0
|
CONFIG_DCACHE_RAM_MRC_VAR_SIZE=0x0
|
||||||
CONFIG_HPET_MIN_TICKS=0x80
|
CONFIG_HPET_MIN_TICKS=0x80
|
||||||
CONFIG_FIXED_MCHBAR_MMIO_BASE=0xfed10000
|
|
||||||
CONFIG_FIXED_DMIBAR_MMIO_BASE=0xfed18000
|
|
||||||
CONFIG_FIXED_EPBAR_MMIO_BASE=0xfed19000
|
|
||||||
CONFIG_PCIEXP_COMMON_CLOCK=y
|
|
||||||
CONFIG_SOC_PHYSICAL_ADDRESS_WIDTH=0
|
CONFIG_SOC_PHYSICAL_ADDRESS_WIDTH=0
|
||||||
CONFIG_RAMSTAGE_CBFS_CACHE_SIZE=0x4000
|
CONFIG_RAMSTAGE_CBFS_CACHE_SIZE=0x4000
|
||||||
CONFIG_CBFS_CACHE_ALIGN=8
|
CONFIG_CBFS_CACHE_ALIGN=8
|
||||||
@@ -301,6 +301,7 @@ CONFIG_TSC_SYNC_MFENCE=y
|
|||||||
CONFIG_HAVE_SMI_HANDLER=y
|
CONFIG_HAVE_SMI_HANDLER=y
|
||||||
CONFIG_NEED_SMALL_2MB_PAGE_TABLES=y
|
CONFIG_NEED_SMALL_2MB_PAGE_TABLES=y
|
||||||
CONFIG_SMM_TSEG=y
|
CONFIG_SMM_TSEG=y
|
||||||
|
CONFIG_SMM_OPAL_S3_STATE_SMRAM_SIZE=0x0
|
||||||
CONFIG_SMM_PCI_RESOURCE_STORE_NUM_SLOTS=8
|
CONFIG_SMM_PCI_RESOURCE_STORE_NUM_SLOTS=8
|
||||||
CONFIG_AP_STACK_SIZE=0x800
|
CONFIG_AP_STACK_SIZE=0x800
|
||||||
CONFIG_SMP=y
|
CONFIG_SMP=y
|
||||||
@@ -316,6 +317,9 @@ CONFIG_CPU_MICROCODE_CBFS_DEFAULT_BINS=y
|
|||||||
#
|
#
|
||||||
# Northbridge
|
# Northbridge
|
||||||
#
|
#
|
||||||
|
CONFIG_FIXED_MCHBAR_MMIO_BASE=0xfed10000
|
||||||
|
CONFIG_FIXED_DMIBAR_MMIO_BASE=0xfed18000
|
||||||
|
CONFIG_FIXED_EPBAR_MMIO_BASE=0xfed19000
|
||||||
CONFIG_USE_NATIVE_RAMINIT=y
|
CONFIG_USE_NATIVE_RAMINIT=y
|
||||||
CONFIG_NORTHBRIDGE_INTEL_SANDYBRIDGE=y
|
CONFIG_NORTHBRIDGE_INTEL_SANDYBRIDGE=y
|
||||||
# CONFIG_NATIVE_RAMINIT_IGNORE_MAX_MEM_FUSES is not set
|
# CONFIG_NATIVE_RAMINIT_IGNORE_MAX_MEM_FUSES is not set
|
||||||
@@ -337,6 +341,7 @@ CONFIG_SOUTHBRIDGE_INTEL_C216=y
|
|||||||
# CONFIG_HIDE_MEI_ON_ERROR is not set
|
# CONFIG_HIDE_MEI_ON_ERROR is not set
|
||||||
CONFIG_PCIEXP_HOTPLUG=y
|
CONFIG_PCIEXP_HOTPLUG=y
|
||||||
CONFIG_INTEL_DESCRIPTOR_MODE_REQUIRED=y
|
CONFIG_INTEL_DESCRIPTOR_MODE_REQUIRED=y
|
||||||
|
CONFIG_PCIEXP_COMMON_CLOCK=y
|
||||||
CONFIG_SOUTHBRIDGE_INTEL_COMMON_RESET=y
|
CONFIG_SOUTHBRIDGE_INTEL_COMMON_RESET=y
|
||||||
CONFIG_SOUTHBRIDGE_INTEL_COMMON_RTC=y
|
CONFIG_SOUTHBRIDGE_INTEL_COMMON_RTC=y
|
||||||
CONFIG_SOUTHBRIDGE_INTEL_COMMON_PMCLIB=y
|
CONFIG_SOUTHBRIDGE_INTEL_COMMON_PMCLIB=y
|
||||||
@@ -390,6 +395,7 @@ CONFIG_ARCH_VERSTAGE_X86_32=y
|
|||||||
CONFIG_ARCH_ROMSTAGE_X86_32=y
|
CONFIG_ARCH_ROMSTAGE_X86_32=y
|
||||||
CONFIG_ARCH_POSTCAR_X86_32=y
|
CONFIG_ARCH_POSTCAR_X86_32=y
|
||||||
CONFIG_ARCH_RAMSTAGE_X86_32=y
|
CONFIG_ARCH_RAMSTAGE_X86_32=y
|
||||||
|
CONFIG_ARCH_SMM_X86_32=y
|
||||||
CONFIG_ARCH_ALL_STAGES_X86_32=y
|
CONFIG_ARCH_ALL_STAGES_X86_32=y
|
||||||
CONFIG_HAVE_X86_64_SUPPORT=y
|
CONFIG_HAVE_X86_64_SUPPORT=y
|
||||||
CONFIG_RESERVED_PHYSICAL_ADDRESS_BITS_SUPPORT=y
|
CONFIG_RESERVED_PHYSICAL_ADDRESS_BITS_SUPPORT=y
|
||||||
@@ -409,6 +415,7 @@ CONFIG_X86_BOOTBLOCK_EXTRA_PROGRAM_SZ=0
|
|||||||
CONFIG_DEFAULT_EBDA_LOWMEM=0x100000
|
CONFIG_DEFAULT_EBDA_LOWMEM=0x100000
|
||||||
CONFIG_DEFAULT_EBDA_SEGMENT=0xF600
|
CONFIG_DEFAULT_EBDA_SEGMENT=0xF600
|
||||||
CONFIG_DEFAULT_EBDA_SIZE=0x400
|
CONFIG_DEFAULT_EBDA_SIZE=0x400
|
||||||
|
CONFIG_IOAPIC=y
|
||||||
# end of Chipset
|
# end of Chipset
|
||||||
|
|
||||||
#
|
#
|
||||||
@@ -550,6 +557,11 @@ CONFIG_PCR_FW_VER=10
|
|||||||
CONFIG_PCR_RUNTIME_DATA=3
|
CONFIG_PCR_RUNTIME_DATA=3
|
||||||
# end of Trusted Platform Module
|
# end of Trusted Platform Module
|
||||||
|
|
||||||
|
#
|
||||||
|
# TCG storage
|
||||||
|
#
|
||||||
|
# end of TCG storage
|
||||||
|
|
||||||
#
|
#
|
||||||
# Memory initialization
|
# Memory initialization
|
||||||
#
|
#
|
||||||
@@ -562,7 +574,6 @@ CONFIG_PLATFORM_HAS_DRAM_CLEAR=y
|
|||||||
CONFIG_BOOTMEDIA_LOCK_NONE=y
|
CONFIG_BOOTMEDIA_LOCK_NONE=y
|
||||||
# CONFIG_BOOTMEDIA_LOCK_CONTROLLER is not set
|
# CONFIG_BOOTMEDIA_LOCK_CONTROLLER is not set
|
||||||
# CONFIG_BOOTMEDIA_LOCK_CHIP is not set
|
# CONFIG_BOOTMEDIA_LOCK_CHIP is not set
|
||||||
# CONFIG_BOOTMEDIA_SMM_BWP is not set
|
|
||||||
# end of Security
|
# end of Security
|
||||||
|
|
||||||
CONFIG_ACPI_HAVE_PCAT_8259=y
|
CONFIG_ACPI_HAVE_PCAT_8259=y
|
||||||
@@ -630,7 +641,6 @@ CONFIG_HAVE_ACPI_RESUME=y
|
|||||||
CONFIG_RESUME_PATH_SAME_AS_BOOT=y
|
CONFIG_RESUME_PATH_SAME_AS_BOOT=y
|
||||||
CONFIG_HAVE_MONOTONIC_TIMER=y
|
CONFIG_HAVE_MONOTONIC_TIMER=y
|
||||||
CONFIG_HAVE_OPTION_TABLE=y
|
CONFIG_HAVE_OPTION_TABLE=y
|
||||||
CONFIG_IOAPIC=y
|
|
||||||
CONFIG_USE_WATCHDOG_ON_BOOT=y
|
CONFIG_USE_WATCHDOG_ON_BOOT=y
|
||||||
|
|
||||||
#
|
#
|
||||||
@@ -694,9 +704,11 @@ CONFIG_DECOMPRESS_OFAST=y
|
|||||||
# Boot Logo Configuration
|
# Boot Logo Configuration
|
||||||
#
|
#
|
||||||
# CONFIG_BMP_LOGO is not set
|
# CONFIG_BMP_LOGO is not set
|
||||||
|
CONFIG_PLATFORM_POST_RENDER_DELAY_SEC=5
|
||||||
|
# CONFIG_PLATFORM_HAS_SECONDARY_BOOT_INDICATOR_LOGO is not set
|
||||||
|
# CONFIG_FRAMEBUFFER_SPLASH_TEXT is not set
|
||||||
# end of Boot Logo Configuration
|
# end of Boot Logo Configuration
|
||||||
|
|
||||||
CONFIG_WARNINGS_ARE_ERRORS=y
|
|
||||||
CONFIG_MAX_REBOOT_CNT=3
|
CONFIG_MAX_REBOOT_CNT=3
|
||||||
CONFIG_RELOCATABLE_MODULES=y
|
CONFIG_RELOCATABLE_MODULES=y
|
||||||
CONFIG_GENERIC_GPIO_LIB=y
|
CONFIG_GENERIC_GPIO_LIB=y
|
||||||
|
|||||||
@@ -101,6 +101,7 @@ CONFIG_VENDOR_DELL=y
|
|||||||
# CONFIG_VENDOR_PRODRIVE is not set
|
# CONFIG_VENDOR_PRODRIVE is not set
|
||||||
# CONFIG_VENDOR_PROTECTLI is not set
|
# CONFIG_VENDOR_PROTECTLI is not set
|
||||||
# CONFIG_VENDOR_PURISM is not set
|
# CONFIG_VENDOR_PURISM is not set
|
||||||
|
# CONFIG_VENDOR_QOTOM is not set
|
||||||
# CONFIG_VENDOR_RAPTOR_CS is not set
|
# CONFIG_VENDOR_RAPTOR_CS is not set
|
||||||
# CONFIG_VENDOR_RAZER is not set
|
# CONFIG_VENDOR_RAZER is not set
|
||||||
# CONFIG_VENDOR_RODA is not set
|
# CONFIG_VENDOR_RODA is not set
|
||||||
@@ -157,6 +158,7 @@ CONFIG_BOOT_DEVICE_SPI_FLASH_BUS=0
|
|||||||
# CONFIG_BOARD_DELL_E4300 is not set
|
# CONFIG_BOARD_DELL_E4300 is not set
|
||||||
# CONFIG_BOARD_DELL_E6400 is not set
|
# CONFIG_BOARD_DELL_E6400 is not set
|
||||||
# CONFIG_BOARD_DELL_LATITUDE_E7240 is not set
|
# CONFIG_BOARD_DELL_LATITUDE_E7240 is not set
|
||||||
|
# CONFIG_BOARD_DELL_OPTIPLEX_3040 is not set
|
||||||
CONFIG_BOARD_DELL_OPTIPLEX_780_MT=y
|
CONFIG_BOARD_DELL_OPTIPLEX_780_MT=y
|
||||||
# CONFIG_BOARD_DELL_OPTIPLEX_780_USFF is not set
|
# CONFIG_BOARD_DELL_OPTIPLEX_780_USFF is not set
|
||||||
# CONFIG_BOARD_DELL_OPTIPLEX_9020_SFF is not set
|
# CONFIG_BOARD_DELL_OPTIPLEX_9020_SFF is not set
|
||||||
@@ -208,7 +210,9 @@ CONFIG_GFX_GMA_PANEL_1_ON_EDP=y
|
|||||||
CONFIG_DRIVERS_UART_8250IO=y
|
CONFIG_DRIVERS_UART_8250IO=y
|
||||||
CONFIG_PC_CMOS_BASE_PORT_BANK1=0x72
|
CONFIG_PC_CMOS_BASE_PORT_BANK1=0x72
|
||||||
CONFIG_HEAP_SIZE=0x100000
|
CONFIG_HEAP_SIZE=0x100000
|
||||||
|
# CONFIG_BOOTMEDIA_SMM_BWP is not set
|
||||||
# CONFIG_DRIVERS_EFI_FW_INFO is not set
|
# CONFIG_DRIVERS_EFI_FW_INFO is not set
|
||||||
|
# CONFIG_TCG_OPAL_S3_UNLOCK is not set
|
||||||
CONFIG_BOARD_ROMSIZE_KB_8192=y
|
CONFIG_BOARD_ROMSIZE_KB_8192=y
|
||||||
# CONFIG_COREBOOT_ROMSIZE_KB_256 is not set
|
# CONFIG_COREBOOT_ROMSIZE_KB_256 is not set
|
||||||
# CONFIG_COREBOOT_ROMSIZE_KB_512 is not set
|
# CONFIG_COREBOOT_ROMSIZE_KB_512 is not set
|
||||||
@@ -260,10 +264,6 @@ CONFIG_INTEL_GMA_BCLM_OFFSET=0xc8256
|
|||||||
CONFIG_INTEL_GMA_BCLM_WIDTH=16
|
CONFIG_INTEL_GMA_BCLM_WIDTH=16
|
||||||
CONFIG_BOOTBLOCK_IN_CBFS=y
|
CONFIG_BOOTBLOCK_IN_CBFS=y
|
||||||
CONFIG_HPET_MIN_TICKS=0x80
|
CONFIG_HPET_MIN_TICKS=0x80
|
||||||
CONFIG_FIXED_MCHBAR_MMIO_BASE=0xfed14000
|
|
||||||
CONFIG_FIXED_DMIBAR_MMIO_BASE=0xfed18000
|
|
||||||
CONFIG_FIXED_EPBAR_MMIO_BASE=0xfed19000
|
|
||||||
# CONFIG_PCIEXP_COMMON_CLOCK is not set
|
|
||||||
CONFIG_SOC_PHYSICAL_ADDRESS_WIDTH=0
|
CONFIG_SOC_PHYSICAL_ADDRESS_WIDTH=0
|
||||||
CONFIG_RAMSTAGE_CBFS_CACHE_SIZE=0x4000
|
CONFIG_RAMSTAGE_CBFS_CACHE_SIZE=0x4000
|
||||||
CONFIG_CBFS_CACHE_ALIGN=8
|
CONFIG_CBFS_CACHE_ALIGN=8
|
||||||
@@ -298,6 +298,7 @@ CONFIG_SETUP_XIP_CACHE=y
|
|||||||
CONFIG_HAVE_SMI_HANDLER=y
|
CONFIG_HAVE_SMI_HANDLER=y
|
||||||
CONFIG_NEED_SMALL_2MB_PAGE_TABLES=y
|
CONFIG_NEED_SMALL_2MB_PAGE_TABLES=y
|
||||||
CONFIG_SMM_TSEG=y
|
CONFIG_SMM_TSEG=y
|
||||||
|
CONFIG_SMM_OPAL_S3_STATE_SMRAM_SIZE=0x0
|
||||||
CONFIG_SMM_LAPIC_REMAP_MITIGATION=y
|
CONFIG_SMM_LAPIC_REMAP_MITIGATION=y
|
||||||
CONFIG_SMM_PCI_RESOURCE_STORE_NUM_SLOTS=8
|
CONFIG_SMM_PCI_RESOURCE_STORE_NUM_SLOTS=8
|
||||||
CONFIG_AP_STACK_SIZE=0x800
|
CONFIG_AP_STACK_SIZE=0x800
|
||||||
@@ -314,6 +315,9 @@ CONFIG_CPU_MICROCODE_CBFS_DEFAULT_BINS=y
|
|||||||
#
|
#
|
||||||
# Northbridge
|
# Northbridge
|
||||||
#
|
#
|
||||||
|
CONFIG_FIXED_MCHBAR_MMIO_BASE=0xfed14000
|
||||||
|
CONFIG_FIXED_DMIBAR_MMIO_BASE=0xfed18000
|
||||||
|
CONFIG_FIXED_EPBAR_MMIO_BASE=0xfed19000
|
||||||
CONFIG_NORTHBRIDGE_INTEL_X4X=y
|
CONFIG_NORTHBRIDGE_INTEL_X4X=y
|
||||||
|
|
||||||
#
|
#
|
||||||
@@ -321,6 +325,7 @@ CONFIG_NORTHBRIDGE_INTEL_X4X=y
|
|||||||
#
|
#
|
||||||
CONFIG_PCIEXP_HOTPLUG=y
|
CONFIG_PCIEXP_HOTPLUG=y
|
||||||
CONFIG_SOUTHBRIDGE_INTEL_I82801JX=y
|
CONFIG_SOUTHBRIDGE_INTEL_I82801JX=y
|
||||||
|
# CONFIG_PCIEXP_COMMON_CLOCK is not set
|
||||||
CONFIG_SOUTHBRIDGE_INTEL_COMMON_RESET=y
|
CONFIG_SOUTHBRIDGE_INTEL_COMMON_RESET=y
|
||||||
CONFIG_SOUTHBRIDGE_INTEL_COMMON_RTC=y
|
CONFIG_SOUTHBRIDGE_INTEL_COMMON_RTC=y
|
||||||
CONFIG_SOUTHBRIDGE_INTEL_COMMON_PMCLIB=y
|
CONFIG_SOUTHBRIDGE_INTEL_COMMON_PMCLIB=y
|
||||||
@@ -366,6 +371,7 @@ CONFIG_ARCH_VERSTAGE_X86_32=y
|
|||||||
CONFIG_ARCH_ROMSTAGE_X86_32=y
|
CONFIG_ARCH_ROMSTAGE_X86_32=y
|
||||||
CONFIG_ARCH_POSTCAR_X86_32=y
|
CONFIG_ARCH_POSTCAR_X86_32=y
|
||||||
CONFIG_ARCH_RAMSTAGE_X86_32=y
|
CONFIG_ARCH_RAMSTAGE_X86_32=y
|
||||||
|
CONFIG_ARCH_SMM_X86_32=y
|
||||||
CONFIG_ARCH_ALL_STAGES_X86_32=y
|
CONFIG_ARCH_ALL_STAGES_X86_32=y
|
||||||
CONFIG_HAVE_X86_64_SUPPORT=y
|
CONFIG_HAVE_X86_64_SUPPORT=y
|
||||||
CONFIG_RESERVED_PHYSICAL_ADDRESS_BITS_SUPPORT=y
|
CONFIG_RESERVED_PHYSICAL_ADDRESS_BITS_SUPPORT=y
|
||||||
@@ -387,6 +393,7 @@ CONFIG_X86_BOOTBLOCK_EXTRA_PROGRAM_SZ=0
|
|||||||
CONFIG_DEFAULT_EBDA_LOWMEM=0x100000
|
CONFIG_DEFAULT_EBDA_LOWMEM=0x100000
|
||||||
CONFIG_DEFAULT_EBDA_SEGMENT=0xF600
|
CONFIG_DEFAULT_EBDA_SEGMENT=0xF600
|
||||||
CONFIG_DEFAULT_EBDA_SIZE=0x400
|
CONFIG_DEFAULT_EBDA_SIZE=0x400
|
||||||
|
CONFIG_IOAPIC=y
|
||||||
# end of Chipset
|
# end of Chipset
|
||||||
|
|
||||||
#
|
#
|
||||||
@@ -523,6 +530,11 @@ CONFIG_PCR_FW_VER=10
|
|||||||
CONFIG_PCR_RUNTIME_DATA=3
|
CONFIG_PCR_RUNTIME_DATA=3
|
||||||
# end of Trusted Platform Module
|
# end of Trusted Platform Module
|
||||||
|
|
||||||
|
#
|
||||||
|
# TCG storage
|
||||||
|
#
|
||||||
|
# end of TCG storage
|
||||||
|
|
||||||
#
|
#
|
||||||
# Memory initialization
|
# Memory initialization
|
||||||
#
|
#
|
||||||
@@ -534,7 +546,6 @@ CONFIG_SECURITY_CLEAR_DRAM_ON_REGULAR_BOOT=y
|
|||||||
CONFIG_BOOTMEDIA_LOCK_NONE=y
|
CONFIG_BOOTMEDIA_LOCK_NONE=y
|
||||||
# CONFIG_BOOTMEDIA_LOCK_CONTROLLER is not set
|
# CONFIG_BOOTMEDIA_LOCK_CONTROLLER is not set
|
||||||
# CONFIG_BOOTMEDIA_LOCK_CHIP is not set
|
# CONFIG_BOOTMEDIA_LOCK_CHIP is not set
|
||||||
# CONFIG_BOOTMEDIA_SMM_BWP is not set
|
|
||||||
# end of Security
|
# end of Security
|
||||||
|
|
||||||
CONFIG_ACPI_HAVE_PCAT_8259=y
|
CONFIG_ACPI_HAVE_PCAT_8259=y
|
||||||
@@ -600,7 +611,6 @@ CONFIG_HAVE_ACPI_RESUME=y
|
|||||||
CONFIG_RESUME_PATH_SAME_AS_BOOT=y
|
CONFIG_RESUME_PATH_SAME_AS_BOOT=y
|
||||||
CONFIG_HAVE_MONOTONIC_TIMER=y
|
CONFIG_HAVE_MONOTONIC_TIMER=y
|
||||||
CONFIG_HAVE_OPTION_TABLE=y
|
CONFIG_HAVE_OPTION_TABLE=y
|
||||||
CONFIG_IOAPIC=y
|
|
||||||
CONFIG_USE_WATCHDOG_ON_BOOT=y
|
CONFIG_USE_WATCHDOG_ON_BOOT=y
|
||||||
|
|
||||||
#
|
#
|
||||||
@@ -664,9 +674,11 @@ CONFIG_DECOMPRESS_OFAST=y
|
|||||||
# Boot Logo Configuration
|
# Boot Logo Configuration
|
||||||
#
|
#
|
||||||
# CONFIG_BMP_LOGO is not set
|
# CONFIG_BMP_LOGO is not set
|
||||||
|
CONFIG_PLATFORM_POST_RENDER_DELAY_SEC=5
|
||||||
|
# CONFIG_PLATFORM_HAS_SECONDARY_BOOT_INDICATOR_LOGO is not set
|
||||||
|
# CONFIG_FRAMEBUFFER_SPLASH_TEXT is not set
|
||||||
# end of Boot Logo Configuration
|
# end of Boot Logo Configuration
|
||||||
|
|
||||||
CONFIG_WARNINGS_ARE_ERRORS=y
|
|
||||||
CONFIG_MAX_REBOOT_CNT=3
|
CONFIG_MAX_REBOOT_CNT=3
|
||||||
CONFIG_RELOCATABLE_MODULES=y
|
CONFIG_RELOCATABLE_MODULES=y
|
||||||
CONFIG_GENERIC_GPIO_LIB=y
|
CONFIG_GENERIC_GPIO_LIB=y
|
||||||
|
|||||||
@@ -101,6 +101,7 @@ CONFIG_VENDOR_DELL=y
|
|||||||
# CONFIG_VENDOR_PRODRIVE is not set
|
# CONFIG_VENDOR_PRODRIVE is not set
|
||||||
# CONFIG_VENDOR_PROTECTLI is not set
|
# CONFIG_VENDOR_PROTECTLI is not set
|
||||||
# CONFIG_VENDOR_PURISM is not set
|
# CONFIG_VENDOR_PURISM is not set
|
||||||
|
# CONFIG_VENDOR_QOTOM is not set
|
||||||
# CONFIG_VENDOR_RAPTOR_CS is not set
|
# CONFIG_VENDOR_RAPTOR_CS is not set
|
||||||
# CONFIG_VENDOR_RAZER is not set
|
# CONFIG_VENDOR_RAZER is not set
|
||||||
# CONFIG_VENDOR_RODA is not set
|
# CONFIG_VENDOR_RODA is not set
|
||||||
@@ -155,6 +156,7 @@ CONFIG_BOOT_DEVICE_SPI_FLASH_BUS=0
|
|||||||
# CONFIG_BOARD_DELL_E4300 is not set
|
# CONFIG_BOARD_DELL_E4300 is not set
|
||||||
# CONFIG_BOARD_DELL_E6400 is not set
|
# CONFIG_BOARD_DELL_E6400 is not set
|
||||||
# CONFIG_BOARD_DELL_LATITUDE_E7240 is not set
|
# CONFIG_BOARD_DELL_LATITUDE_E7240 is not set
|
||||||
|
# CONFIG_BOARD_DELL_OPTIPLEX_3040 is not set
|
||||||
CONFIG_BOARD_DELL_OPTIPLEX_780_MT=y
|
CONFIG_BOARD_DELL_OPTIPLEX_780_MT=y
|
||||||
# CONFIG_BOARD_DELL_OPTIPLEX_780_USFF is not set
|
# CONFIG_BOARD_DELL_OPTIPLEX_780_USFF is not set
|
||||||
# CONFIG_BOARD_DELL_OPTIPLEX_9020_SFF is not set
|
# CONFIG_BOARD_DELL_OPTIPLEX_9020_SFF is not set
|
||||||
@@ -206,7 +208,9 @@ CONFIG_GFX_GMA_PANEL_1_ON_EDP=y
|
|||||||
CONFIG_DRIVERS_UART_8250IO=y
|
CONFIG_DRIVERS_UART_8250IO=y
|
||||||
CONFIG_PC_CMOS_BASE_PORT_BANK1=0x72
|
CONFIG_PC_CMOS_BASE_PORT_BANK1=0x72
|
||||||
CONFIG_HEAP_SIZE=0x100000
|
CONFIG_HEAP_SIZE=0x100000
|
||||||
|
# CONFIG_BOOTMEDIA_SMM_BWP is not set
|
||||||
# CONFIG_DRIVERS_EFI_FW_INFO is not set
|
# CONFIG_DRIVERS_EFI_FW_INFO is not set
|
||||||
|
# CONFIG_TCG_OPAL_S3_UNLOCK is not set
|
||||||
CONFIG_BOARD_ROMSIZE_KB_8192=y
|
CONFIG_BOARD_ROMSIZE_KB_8192=y
|
||||||
# CONFIG_COREBOOT_ROMSIZE_KB_256 is not set
|
# CONFIG_COREBOOT_ROMSIZE_KB_256 is not set
|
||||||
# CONFIG_COREBOOT_ROMSIZE_KB_512 is not set
|
# CONFIG_COREBOOT_ROMSIZE_KB_512 is not set
|
||||||
@@ -258,10 +262,6 @@ CONFIG_INTEL_GMA_BCLM_OFFSET=0xc8256
|
|||||||
CONFIG_INTEL_GMA_BCLM_WIDTH=16
|
CONFIG_INTEL_GMA_BCLM_WIDTH=16
|
||||||
CONFIG_BOOTBLOCK_IN_CBFS=y
|
CONFIG_BOOTBLOCK_IN_CBFS=y
|
||||||
CONFIG_HPET_MIN_TICKS=0x80
|
CONFIG_HPET_MIN_TICKS=0x80
|
||||||
CONFIG_FIXED_MCHBAR_MMIO_BASE=0xfed14000
|
|
||||||
CONFIG_FIXED_DMIBAR_MMIO_BASE=0xfed18000
|
|
||||||
CONFIG_FIXED_EPBAR_MMIO_BASE=0xfed19000
|
|
||||||
# CONFIG_PCIEXP_COMMON_CLOCK is not set
|
|
||||||
CONFIG_SOC_PHYSICAL_ADDRESS_WIDTH=0
|
CONFIG_SOC_PHYSICAL_ADDRESS_WIDTH=0
|
||||||
CONFIG_RAMSTAGE_CBFS_CACHE_SIZE=0x4000
|
CONFIG_RAMSTAGE_CBFS_CACHE_SIZE=0x4000
|
||||||
CONFIG_CBFS_CACHE_ALIGN=8
|
CONFIG_CBFS_CACHE_ALIGN=8
|
||||||
@@ -296,6 +296,7 @@ CONFIG_SETUP_XIP_CACHE=y
|
|||||||
CONFIG_HAVE_SMI_HANDLER=y
|
CONFIG_HAVE_SMI_HANDLER=y
|
||||||
CONFIG_NEED_SMALL_2MB_PAGE_TABLES=y
|
CONFIG_NEED_SMALL_2MB_PAGE_TABLES=y
|
||||||
CONFIG_SMM_TSEG=y
|
CONFIG_SMM_TSEG=y
|
||||||
|
CONFIG_SMM_OPAL_S3_STATE_SMRAM_SIZE=0x0
|
||||||
CONFIG_SMM_LAPIC_REMAP_MITIGATION=y
|
CONFIG_SMM_LAPIC_REMAP_MITIGATION=y
|
||||||
CONFIG_SMM_PCI_RESOURCE_STORE_NUM_SLOTS=8
|
CONFIG_SMM_PCI_RESOURCE_STORE_NUM_SLOTS=8
|
||||||
CONFIG_AP_STACK_SIZE=0x800
|
CONFIG_AP_STACK_SIZE=0x800
|
||||||
@@ -312,6 +313,9 @@ CONFIG_CPU_MICROCODE_CBFS_DEFAULT_BINS=y
|
|||||||
#
|
#
|
||||||
# Northbridge
|
# Northbridge
|
||||||
#
|
#
|
||||||
|
CONFIG_FIXED_MCHBAR_MMIO_BASE=0xfed14000
|
||||||
|
CONFIG_FIXED_DMIBAR_MMIO_BASE=0xfed18000
|
||||||
|
CONFIG_FIXED_EPBAR_MMIO_BASE=0xfed19000
|
||||||
CONFIG_NORTHBRIDGE_INTEL_X4X=y
|
CONFIG_NORTHBRIDGE_INTEL_X4X=y
|
||||||
|
|
||||||
#
|
#
|
||||||
@@ -319,6 +323,7 @@ CONFIG_NORTHBRIDGE_INTEL_X4X=y
|
|||||||
#
|
#
|
||||||
CONFIG_PCIEXP_HOTPLUG=y
|
CONFIG_PCIEXP_HOTPLUG=y
|
||||||
CONFIG_SOUTHBRIDGE_INTEL_I82801JX=y
|
CONFIG_SOUTHBRIDGE_INTEL_I82801JX=y
|
||||||
|
# CONFIG_PCIEXP_COMMON_CLOCK is not set
|
||||||
CONFIG_SOUTHBRIDGE_INTEL_COMMON_RESET=y
|
CONFIG_SOUTHBRIDGE_INTEL_COMMON_RESET=y
|
||||||
CONFIG_SOUTHBRIDGE_INTEL_COMMON_RTC=y
|
CONFIG_SOUTHBRIDGE_INTEL_COMMON_RTC=y
|
||||||
CONFIG_SOUTHBRIDGE_INTEL_COMMON_PMCLIB=y
|
CONFIG_SOUTHBRIDGE_INTEL_COMMON_PMCLIB=y
|
||||||
@@ -364,6 +369,7 @@ CONFIG_ARCH_VERSTAGE_X86_32=y
|
|||||||
CONFIG_ARCH_ROMSTAGE_X86_32=y
|
CONFIG_ARCH_ROMSTAGE_X86_32=y
|
||||||
CONFIG_ARCH_POSTCAR_X86_32=y
|
CONFIG_ARCH_POSTCAR_X86_32=y
|
||||||
CONFIG_ARCH_RAMSTAGE_X86_32=y
|
CONFIG_ARCH_RAMSTAGE_X86_32=y
|
||||||
|
CONFIG_ARCH_SMM_X86_32=y
|
||||||
CONFIG_ARCH_ALL_STAGES_X86_32=y
|
CONFIG_ARCH_ALL_STAGES_X86_32=y
|
||||||
CONFIG_HAVE_X86_64_SUPPORT=y
|
CONFIG_HAVE_X86_64_SUPPORT=y
|
||||||
CONFIG_RESERVED_PHYSICAL_ADDRESS_BITS_SUPPORT=y
|
CONFIG_RESERVED_PHYSICAL_ADDRESS_BITS_SUPPORT=y
|
||||||
@@ -385,6 +391,7 @@ CONFIG_X86_BOOTBLOCK_EXTRA_PROGRAM_SZ=0
|
|||||||
CONFIG_DEFAULT_EBDA_LOWMEM=0x100000
|
CONFIG_DEFAULT_EBDA_LOWMEM=0x100000
|
||||||
CONFIG_DEFAULT_EBDA_SEGMENT=0xF600
|
CONFIG_DEFAULT_EBDA_SEGMENT=0xF600
|
||||||
CONFIG_DEFAULT_EBDA_SIZE=0x400
|
CONFIG_DEFAULT_EBDA_SIZE=0x400
|
||||||
|
CONFIG_IOAPIC=y
|
||||||
# end of Chipset
|
# end of Chipset
|
||||||
|
|
||||||
#
|
#
|
||||||
@@ -519,6 +526,11 @@ CONFIG_PCR_FW_VER=10
|
|||||||
CONFIG_PCR_RUNTIME_DATA=3
|
CONFIG_PCR_RUNTIME_DATA=3
|
||||||
# end of Trusted Platform Module
|
# end of Trusted Platform Module
|
||||||
|
|
||||||
|
#
|
||||||
|
# TCG storage
|
||||||
|
#
|
||||||
|
# end of TCG storage
|
||||||
|
|
||||||
#
|
#
|
||||||
# Memory initialization
|
# Memory initialization
|
||||||
#
|
#
|
||||||
@@ -530,7 +542,6 @@ CONFIG_SECURITY_CLEAR_DRAM_ON_REGULAR_BOOT=y
|
|||||||
CONFIG_BOOTMEDIA_LOCK_NONE=y
|
CONFIG_BOOTMEDIA_LOCK_NONE=y
|
||||||
# CONFIG_BOOTMEDIA_LOCK_CONTROLLER is not set
|
# CONFIG_BOOTMEDIA_LOCK_CONTROLLER is not set
|
||||||
# CONFIG_BOOTMEDIA_LOCK_CHIP is not set
|
# CONFIG_BOOTMEDIA_LOCK_CHIP is not set
|
||||||
# CONFIG_BOOTMEDIA_SMM_BWP is not set
|
|
||||||
# end of Security
|
# end of Security
|
||||||
|
|
||||||
CONFIG_ACPI_HAVE_PCAT_8259=y
|
CONFIG_ACPI_HAVE_PCAT_8259=y
|
||||||
@@ -596,7 +607,6 @@ CONFIG_HAVE_ACPI_RESUME=y
|
|||||||
CONFIG_RESUME_PATH_SAME_AS_BOOT=y
|
CONFIG_RESUME_PATH_SAME_AS_BOOT=y
|
||||||
CONFIG_HAVE_MONOTONIC_TIMER=y
|
CONFIG_HAVE_MONOTONIC_TIMER=y
|
||||||
CONFIG_HAVE_OPTION_TABLE=y
|
CONFIG_HAVE_OPTION_TABLE=y
|
||||||
CONFIG_IOAPIC=y
|
|
||||||
CONFIG_USE_WATCHDOG_ON_BOOT=y
|
CONFIG_USE_WATCHDOG_ON_BOOT=y
|
||||||
|
|
||||||
#
|
#
|
||||||
@@ -660,9 +670,11 @@ CONFIG_DECOMPRESS_OFAST=y
|
|||||||
# Boot Logo Configuration
|
# Boot Logo Configuration
|
||||||
#
|
#
|
||||||
# CONFIG_BMP_LOGO is not set
|
# CONFIG_BMP_LOGO is not set
|
||||||
|
CONFIG_PLATFORM_POST_RENDER_DELAY_SEC=5
|
||||||
|
# CONFIG_PLATFORM_HAS_SECONDARY_BOOT_INDICATOR_LOGO is not set
|
||||||
|
# CONFIG_FRAMEBUFFER_SPLASH_TEXT is not set
|
||||||
# end of Boot Logo Configuration
|
# end of Boot Logo Configuration
|
||||||
|
|
||||||
CONFIG_WARNINGS_ARE_ERRORS=y
|
|
||||||
CONFIG_MAX_REBOOT_CNT=3
|
CONFIG_MAX_REBOOT_CNT=3
|
||||||
CONFIG_RELOCATABLE_MODULES=y
|
CONFIG_RELOCATABLE_MODULES=y
|
||||||
CONFIG_GENERIC_GPIO_LIB=y
|
CONFIG_GENERIC_GPIO_LIB=y
|
||||||
|
|||||||
@@ -101,6 +101,7 @@ CONFIG_VENDOR_DELL=y
|
|||||||
# CONFIG_VENDOR_PRODRIVE is not set
|
# CONFIG_VENDOR_PRODRIVE is not set
|
||||||
# CONFIG_VENDOR_PROTECTLI is not set
|
# CONFIG_VENDOR_PROTECTLI is not set
|
||||||
# CONFIG_VENDOR_PURISM is not set
|
# CONFIG_VENDOR_PURISM is not set
|
||||||
|
# CONFIG_VENDOR_QOTOM is not set
|
||||||
# CONFIG_VENDOR_RAPTOR_CS is not set
|
# CONFIG_VENDOR_RAPTOR_CS is not set
|
||||||
# CONFIG_VENDOR_RAZER is not set
|
# CONFIG_VENDOR_RAZER is not set
|
||||||
# CONFIG_VENDOR_RODA is not set
|
# CONFIG_VENDOR_RODA is not set
|
||||||
@@ -157,6 +158,7 @@ CONFIG_BOOT_DEVICE_SPI_FLASH_BUS=0
|
|||||||
# CONFIG_BOARD_DELL_E4300 is not set
|
# CONFIG_BOARD_DELL_E4300 is not set
|
||||||
# CONFIG_BOARD_DELL_E6400 is not set
|
# CONFIG_BOARD_DELL_E6400 is not set
|
||||||
# CONFIG_BOARD_DELL_LATITUDE_E7240 is not set
|
# CONFIG_BOARD_DELL_LATITUDE_E7240 is not set
|
||||||
|
# CONFIG_BOARD_DELL_OPTIPLEX_3040 is not set
|
||||||
CONFIG_BOARD_DELL_OPTIPLEX_780_MT=y
|
CONFIG_BOARD_DELL_OPTIPLEX_780_MT=y
|
||||||
# CONFIG_BOARD_DELL_OPTIPLEX_780_USFF is not set
|
# CONFIG_BOARD_DELL_OPTIPLEX_780_USFF is not set
|
||||||
# CONFIG_BOARD_DELL_OPTIPLEX_9020_SFF is not set
|
# CONFIG_BOARD_DELL_OPTIPLEX_9020_SFF is not set
|
||||||
@@ -208,7 +210,9 @@ CONFIG_GFX_GMA_PANEL_1_ON_EDP=y
|
|||||||
CONFIG_DRIVERS_UART_8250IO=y
|
CONFIG_DRIVERS_UART_8250IO=y
|
||||||
CONFIG_PC_CMOS_BASE_PORT_BANK1=0x72
|
CONFIG_PC_CMOS_BASE_PORT_BANK1=0x72
|
||||||
CONFIG_HEAP_SIZE=0x100000
|
CONFIG_HEAP_SIZE=0x100000
|
||||||
|
# CONFIG_BOOTMEDIA_SMM_BWP is not set
|
||||||
# CONFIG_DRIVERS_EFI_FW_INFO is not set
|
# CONFIG_DRIVERS_EFI_FW_INFO is not set
|
||||||
|
# CONFIG_TCG_OPAL_S3_UNLOCK is not set
|
||||||
CONFIG_BOARD_ROMSIZE_KB_8192=y
|
CONFIG_BOARD_ROMSIZE_KB_8192=y
|
||||||
# CONFIG_COREBOOT_ROMSIZE_KB_256 is not set
|
# CONFIG_COREBOOT_ROMSIZE_KB_256 is not set
|
||||||
# CONFIG_COREBOOT_ROMSIZE_KB_512 is not set
|
# CONFIG_COREBOOT_ROMSIZE_KB_512 is not set
|
||||||
@@ -260,10 +264,6 @@ CONFIG_INTEL_GMA_BCLM_OFFSET=0xc8256
|
|||||||
CONFIG_INTEL_GMA_BCLM_WIDTH=16
|
CONFIG_INTEL_GMA_BCLM_WIDTH=16
|
||||||
CONFIG_BOOTBLOCK_IN_CBFS=y
|
CONFIG_BOOTBLOCK_IN_CBFS=y
|
||||||
CONFIG_HPET_MIN_TICKS=0x80
|
CONFIG_HPET_MIN_TICKS=0x80
|
||||||
CONFIG_FIXED_MCHBAR_MMIO_BASE=0xfed14000
|
|
||||||
CONFIG_FIXED_DMIBAR_MMIO_BASE=0xfed18000
|
|
||||||
CONFIG_FIXED_EPBAR_MMIO_BASE=0xfed19000
|
|
||||||
# CONFIG_PCIEXP_COMMON_CLOCK is not set
|
|
||||||
CONFIG_SOC_PHYSICAL_ADDRESS_WIDTH=0
|
CONFIG_SOC_PHYSICAL_ADDRESS_WIDTH=0
|
||||||
CONFIG_RAMSTAGE_CBFS_CACHE_SIZE=0x4000
|
CONFIG_RAMSTAGE_CBFS_CACHE_SIZE=0x4000
|
||||||
CONFIG_CBFS_CACHE_ALIGN=8
|
CONFIG_CBFS_CACHE_ALIGN=8
|
||||||
@@ -298,6 +298,7 @@ CONFIG_SETUP_XIP_CACHE=y
|
|||||||
CONFIG_HAVE_SMI_HANDLER=y
|
CONFIG_HAVE_SMI_HANDLER=y
|
||||||
CONFIG_NEED_SMALL_2MB_PAGE_TABLES=y
|
CONFIG_NEED_SMALL_2MB_PAGE_TABLES=y
|
||||||
CONFIG_SMM_TSEG=y
|
CONFIG_SMM_TSEG=y
|
||||||
|
CONFIG_SMM_OPAL_S3_STATE_SMRAM_SIZE=0x0
|
||||||
CONFIG_SMM_LAPIC_REMAP_MITIGATION=y
|
CONFIG_SMM_LAPIC_REMAP_MITIGATION=y
|
||||||
CONFIG_SMM_PCI_RESOURCE_STORE_NUM_SLOTS=8
|
CONFIG_SMM_PCI_RESOURCE_STORE_NUM_SLOTS=8
|
||||||
CONFIG_AP_STACK_SIZE=0x800
|
CONFIG_AP_STACK_SIZE=0x800
|
||||||
@@ -314,6 +315,9 @@ CONFIG_CPU_MICROCODE_CBFS_DEFAULT_BINS=y
|
|||||||
#
|
#
|
||||||
# Northbridge
|
# Northbridge
|
||||||
#
|
#
|
||||||
|
CONFIG_FIXED_MCHBAR_MMIO_BASE=0xfed14000
|
||||||
|
CONFIG_FIXED_DMIBAR_MMIO_BASE=0xfed18000
|
||||||
|
CONFIG_FIXED_EPBAR_MMIO_BASE=0xfed19000
|
||||||
CONFIG_NORTHBRIDGE_INTEL_X4X=y
|
CONFIG_NORTHBRIDGE_INTEL_X4X=y
|
||||||
|
|
||||||
#
|
#
|
||||||
@@ -321,6 +325,7 @@ CONFIG_NORTHBRIDGE_INTEL_X4X=y
|
|||||||
#
|
#
|
||||||
CONFIG_PCIEXP_HOTPLUG=y
|
CONFIG_PCIEXP_HOTPLUG=y
|
||||||
CONFIG_SOUTHBRIDGE_INTEL_I82801JX=y
|
CONFIG_SOUTHBRIDGE_INTEL_I82801JX=y
|
||||||
|
# CONFIG_PCIEXP_COMMON_CLOCK is not set
|
||||||
CONFIG_SOUTHBRIDGE_INTEL_COMMON_RESET=y
|
CONFIG_SOUTHBRIDGE_INTEL_COMMON_RESET=y
|
||||||
CONFIG_SOUTHBRIDGE_INTEL_COMMON_RTC=y
|
CONFIG_SOUTHBRIDGE_INTEL_COMMON_RTC=y
|
||||||
CONFIG_SOUTHBRIDGE_INTEL_COMMON_PMCLIB=y
|
CONFIG_SOUTHBRIDGE_INTEL_COMMON_PMCLIB=y
|
||||||
@@ -366,6 +371,7 @@ CONFIG_ARCH_VERSTAGE_X86_32=y
|
|||||||
CONFIG_ARCH_ROMSTAGE_X86_32=y
|
CONFIG_ARCH_ROMSTAGE_X86_32=y
|
||||||
CONFIG_ARCH_POSTCAR_X86_32=y
|
CONFIG_ARCH_POSTCAR_X86_32=y
|
||||||
CONFIG_ARCH_RAMSTAGE_X86_32=y
|
CONFIG_ARCH_RAMSTAGE_X86_32=y
|
||||||
|
CONFIG_ARCH_SMM_X86_32=y
|
||||||
CONFIG_ARCH_ALL_STAGES_X86_32=y
|
CONFIG_ARCH_ALL_STAGES_X86_32=y
|
||||||
CONFIG_HAVE_X86_64_SUPPORT=y
|
CONFIG_HAVE_X86_64_SUPPORT=y
|
||||||
CONFIG_RESERVED_PHYSICAL_ADDRESS_BITS_SUPPORT=y
|
CONFIG_RESERVED_PHYSICAL_ADDRESS_BITS_SUPPORT=y
|
||||||
@@ -387,6 +393,7 @@ CONFIG_X86_BOOTBLOCK_EXTRA_PROGRAM_SZ=0
|
|||||||
CONFIG_DEFAULT_EBDA_LOWMEM=0x100000
|
CONFIG_DEFAULT_EBDA_LOWMEM=0x100000
|
||||||
CONFIG_DEFAULT_EBDA_SEGMENT=0xF600
|
CONFIG_DEFAULT_EBDA_SEGMENT=0xF600
|
||||||
CONFIG_DEFAULT_EBDA_SIZE=0x400
|
CONFIG_DEFAULT_EBDA_SIZE=0x400
|
||||||
|
CONFIG_IOAPIC=y
|
||||||
# end of Chipset
|
# end of Chipset
|
||||||
|
|
||||||
#
|
#
|
||||||
@@ -523,6 +530,11 @@ CONFIG_PCR_FW_VER=10
|
|||||||
CONFIG_PCR_RUNTIME_DATA=3
|
CONFIG_PCR_RUNTIME_DATA=3
|
||||||
# end of Trusted Platform Module
|
# end of Trusted Platform Module
|
||||||
|
|
||||||
|
#
|
||||||
|
# TCG storage
|
||||||
|
#
|
||||||
|
# end of TCG storage
|
||||||
|
|
||||||
#
|
#
|
||||||
# Memory initialization
|
# Memory initialization
|
||||||
#
|
#
|
||||||
@@ -534,7 +546,6 @@ CONFIG_SECURITY_CLEAR_DRAM_ON_REGULAR_BOOT=y
|
|||||||
CONFIG_BOOTMEDIA_LOCK_NONE=y
|
CONFIG_BOOTMEDIA_LOCK_NONE=y
|
||||||
# CONFIG_BOOTMEDIA_LOCK_CONTROLLER is not set
|
# CONFIG_BOOTMEDIA_LOCK_CONTROLLER is not set
|
||||||
# CONFIG_BOOTMEDIA_LOCK_CHIP is not set
|
# CONFIG_BOOTMEDIA_LOCK_CHIP is not set
|
||||||
# CONFIG_BOOTMEDIA_SMM_BWP is not set
|
|
||||||
# end of Security
|
# end of Security
|
||||||
|
|
||||||
CONFIG_ACPI_HAVE_PCAT_8259=y
|
CONFIG_ACPI_HAVE_PCAT_8259=y
|
||||||
@@ -600,7 +611,6 @@ CONFIG_HAVE_ACPI_RESUME=y
|
|||||||
CONFIG_RESUME_PATH_SAME_AS_BOOT=y
|
CONFIG_RESUME_PATH_SAME_AS_BOOT=y
|
||||||
CONFIG_HAVE_MONOTONIC_TIMER=y
|
CONFIG_HAVE_MONOTONIC_TIMER=y
|
||||||
CONFIG_HAVE_OPTION_TABLE=y
|
CONFIG_HAVE_OPTION_TABLE=y
|
||||||
CONFIG_IOAPIC=y
|
|
||||||
CONFIG_USE_WATCHDOG_ON_BOOT=y
|
CONFIG_USE_WATCHDOG_ON_BOOT=y
|
||||||
|
|
||||||
#
|
#
|
||||||
@@ -664,9 +674,11 @@ CONFIG_DECOMPRESS_OFAST=y
|
|||||||
# Boot Logo Configuration
|
# Boot Logo Configuration
|
||||||
#
|
#
|
||||||
# CONFIG_BMP_LOGO is not set
|
# CONFIG_BMP_LOGO is not set
|
||||||
|
CONFIG_PLATFORM_POST_RENDER_DELAY_SEC=5
|
||||||
|
# CONFIG_PLATFORM_HAS_SECONDARY_BOOT_INDICATOR_LOGO is not set
|
||||||
|
# CONFIG_FRAMEBUFFER_SPLASH_TEXT is not set
|
||||||
# end of Boot Logo Configuration
|
# end of Boot Logo Configuration
|
||||||
|
|
||||||
CONFIG_WARNINGS_ARE_ERRORS=y
|
|
||||||
CONFIG_MAX_REBOOT_CNT=3
|
CONFIG_MAX_REBOOT_CNT=3
|
||||||
CONFIG_RELOCATABLE_MODULES=y
|
CONFIG_RELOCATABLE_MODULES=y
|
||||||
CONFIG_GENERIC_GPIO_LIB=y
|
CONFIG_GENERIC_GPIO_LIB=y
|
||||||
|
|||||||
@@ -101,6 +101,7 @@ CONFIG_VENDOR_DELL=y
|
|||||||
# CONFIG_VENDOR_PRODRIVE is not set
|
# CONFIG_VENDOR_PRODRIVE is not set
|
||||||
# CONFIG_VENDOR_PROTECTLI is not set
|
# CONFIG_VENDOR_PROTECTLI is not set
|
||||||
# CONFIG_VENDOR_PURISM is not set
|
# CONFIG_VENDOR_PURISM is not set
|
||||||
|
# CONFIG_VENDOR_QOTOM is not set
|
||||||
# CONFIG_VENDOR_RAPTOR_CS is not set
|
# CONFIG_VENDOR_RAPTOR_CS is not set
|
||||||
# CONFIG_VENDOR_RAZER is not set
|
# CONFIG_VENDOR_RAZER is not set
|
||||||
# CONFIG_VENDOR_RODA is not set
|
# CONFIG_VENDOR_RODA is not set
|
||||||
@@ -155,6 +156,7 @@ CONFIG_BOOT_DEVICE_SPI_FLASH_BUS=0
|
|||||||
# CONFIG_BOARD_DELL_E4300 is not set
|
# CONFIG_BOARD_DELL_E4300 is not set
|
||||||
# CONFIG_BOARD_DELL_E6400 is not set
|
# CONFIG_BOARD_DELL_E6400 is not set
|
||||||
# CONFIG_BOARD_DELL_LATITUDE_E7240 is not set
|
# CONFIG_BOARD_DELL_LATITUDE_E7240 is not set
|
||||||
|
# CONFIG_BOARD_DELL_OPTIPLEX_3040 is not set
|
||||||
CONFIG_BOARD_DELL_OPTIPLEX_780_MT=y
|
CONFIG_BOARD_DELL_OPTIPLEX_780_MT=y
|
||||||
# CONFIG_BOARD_DELL_OPTIPLEX_780_USFF is not set
|
# CONFIG_BOARD_DELL_OPTIPLEX_780_USFF is not set
|
||||||
# CONFIG_BOARD_DELL_OPTIPLEX_9020_SFF is not set
|
# CONFIG_BOARD_DELL_OPTIPLEX_9020_SFF is not set
|
||||||
@@ -206,7 +208,9 @@ CONFIG_GFX_GMA_PANEL_1_ON_EDP=y
|
|||||||
CONFIG_DRIVERS_UART_8250IO=y
|
CONFIG_DRIVERS_UART_8250IO=y
|
||||||
CONFIG_PC_CMOS_BASE_PORT_BANK1=0x72
|
CONFIG_PC_CMOS_BASE_PORT_BANK1=0x72
|
||||||
CONFIG_HEAP_SIZE=0x100000
|
CONFIG_HEAP_SIZE=0x100000
|
||||||
|
# CONFIG_BOOTMEDIA_SMM_BWP is not set
|
||||||
# CONFIG_DRIVERS_EFI_FW_INFO is not set
|
# CONFIG_DRIVERS_EFI_FW_INFO is not set
|
||||||
|
# CONFIG_TCG_OPAL_S3_UNLOCK is not set
|
||||||
CONFIG_BOARD_ROMSIZE_KB_8192=y
|
CONFIG_BOARD_ROMSIZE_KB_8192=y
|
||||||
# CONFIG_COREBOOT_ROMSIZE_KB_256 is not set
|
# CONFIG_COREBOOT_ROMSIZE_KB_256 is not set
|
||||||
# CONFIG_COREBOOT_ROMSIZE_KB_512 is not set
|
# CONFIG_COREBOOT_ROMSIZE_KB_512 is not set
|
||||||
@@ -258,10 +262,6 @@ CONFIG_INTEL_GMA_BCLM_OFFSET=0xc8256
|
|||||||
CONFIG_INTEL_GMA_BCLM_WIDTH=16
|
CONFIG_INTEL_GMA_BCLM_WIDTH=16
|
||||||
CONFIG_BOOTBLOCK_IN_CBFS=y
|
CONFIG_BOOTBLOCK_IN_CBFS=y
|
||||||
CONFIG_HPET_MIN_TICKS=0x80
|
CONFIG_HPET_MIN_TICKS=0x80
|
||||||
CONFIG_FIXED_MCHBAR_MMIO_BASE=0xfed14000
|
|
||||||
CONFIG_FIXED_DMIBAR_MMIO_BASE=0xfed18000
|
|
||||||
CONFIG_FIXED_EPBAR_MMIO_BASE=0xfed19000
|
|
||||||
# CONFIG_PCIEXP_COMMON_CLOCK is not set
|
|
||||||
CONFIG_SOC_PHYSICAL_ADDRESS_WIDTH=0
|
CONFIG_SOC_PHYSICAL_ADDRESS_WIDTH=0
|
||||||
CONFIG_RAMSTAGE_CBFS_CACHE_SIZE=0x4000
|
CONFIG_RAMSTAGE_CBFS_CACHE_SIZE=0x4000
|
||||||
CONFIG_CBFS_CACHE_ALIGN=8
|
CONFIG_CBFS_CACHE_ALIGN=8
|
||||||
@@ -296,6 +296,7 @@ CONFIG_SETUP_XIP_CACHE=y
|
|||||||
CONFIG_HAVE_SMI_HANDLER=y
|
CONFIG_HAVE_SMI_HANDLER=y
|
||||||
CONFIG_NEED_SMALL_2MB_PAGE_TABLES=y
|
CONFIG_NEED_SMALL_2MB_PAGE_TABLES=y
|
||||||
CONFIG_SMM_TSEG=y
|
CONFIG_SMM_TSEG=y
|
||||||
|
CONFIG_SMM_OPAL_S3_STATE_SMRAM_SIZE=0x0
|
||||||
CONFIG_SMM_LAPIC_REMAP_MITIGATION=y
|
CONFIG_SMM_LAPIC_REMAP_MITIGATION=y
|
||||||
CONFIG_SMM_PCI_RESOURCE_STORE_NUM_SLOTS=8
|
CONFIG_SMM_PCI_RESOURCE_STORE_NUM_SLOTS=8
|
||||||
CONFIG_AP_STACK_SIZE=0x800
|
CONFIG_AP_STACK_SIZE=0x800
|
||||||
@@ -312,6 +313,9 @@ CONFIG_CPU_MICROCODE_CBFS_DEFAULT_BINS=y
|
|||||||
#
|
#
|
||||||
# Northbridge
|
# Northbridge
|
||||||
#
|
#
|
||||||
|
CONFIG_FIXED_MCHBAR_MMIO_BASE=0xfed14000
|
||||||
|
CONFIG_FIXED_DMIBAR_MMIO_BASE=0xfed18000
|
||||||
|
CONFIG_FIXED_EPBAR_MMIO_BASE=0xfed19000
|
||||||
CONFIG_NORTHBRIDGE_INTEL_X4X=y
|
CONFIG_NORTHBRIDGE_INTEL_X4X=y
|
||||||
|
|
||||||
#
|
#
|
||||||
@@ -319,6 +323,7 @@ CONFIG_NORTHBRIDGE_INTEL_X4X=y
|
|||||||
#
|
#
|
||||||
CONFIG_PCIEXP_HOTPLUG=y
|
CONFIG_PCIEXP_HOTPLUG=y
|
||||||
CONFIG_SOUTHBRIDGE_INTEL_I82801JX=y
|
CONFIG_SOUTHBRIDGE_INTEL_I82801JX=y
|
||||||
|
# CONFIG_PCIEXP_COMMON_CLOCK is not set
|
||||||
CONFIG_SOUTHBRIDGE_INTEL_COMMON_RESET=y
|
CONFIG_SOUTHBRIDGE_INTEL_COMMON_RESET=y
|
||||||
CONFIG_SOUTHBRIDGE_INTEL_COMMON_RTC=y
|
CONFIG_SOUTHBRIDGE_INTEL_COMMON_RTC=y
|
||||||
CONFIG_SOUTHBRIDGE_INTEL_COMMON_PMCLIB=y
|
CONFIG_SOUTHBRIDGE_INTEL_COMMON_PMCLIB=y
|
||||||
@@ -364,6 +369,7 @@ CONFIG_ARCH_VERSTAGE_X86_32=y
|
|||||||
CONFIG_ARCH_ROMSTAGE_X86_32=y
|
CONFIG_ARCH_ROMSTAGE_X86_32=y
|
||||||
CONFIG_ARCH_POSTCAR_X86_32=y
|
CONFIG_ARCH_POSTCAR_X86_32=y
|
||||||
CONFIG_ARCH_RAMSTAGE_X86_32=y
|
CONFIG_ARCH_RAMSTAGE_X86_32=y
|
||||||
|
CONFIG_ARCH_SMM_X86_32=y
|
||||||
CONFIG_ARCH_ALL_STAGES_X86_32=y
|
CONFIG_ARCH_ALL_STAGES_X86_32=y
|
||||||
CONFIG_HAVE_X86_64_SUPPORT=y
|
CONFIG_HAVE_X86_64_SUPPORT=y
|
||||||
CONFIG_RESERVED_PHYSICAL_ADDRESS_BITS_SUPPORT=y
|
CONFIG_RESERVED_PHYSICAL_ADDRESS_BITS_SUPPORT=y
|
||||||
@@ -385,6 +391,7 @@ CONFIG_X86_BOOTBLOCK_EXTRA_PROGRAM_SZ=0
|
|||||||
CONFIG_DEFAULT_EBDA_LOWMEM=0x100000
|
CONFIG_DEFAULT_EBDA_LOWMEM=0x100000
|
||||||
CONFIG_DEFAULT_EBDA_SEGMENT=0xF600
|
CONFIG_DEFAULT_EBDA_SEGMENT=0xF600
|
||||||
CONFIG_DEFAULT_EBDA_SIZE=0x400
|
CONFIG_DEFAULT_EBDA_SIZE=0x400
|
||||||
|
CONFIG_IOAPIC=y
|
||||||
# end of Chipset
|
# end of Chipset
|
||||||
|
|
||||||
#
|
#
|
||||||
@@ -519,6 +526,11 @@ CONFIG_PCR_FW_VER=10
|
|||||||
CONFIG_PCR_RUNTIME_DATA=3
|
CONFIG_PCR_RUNTIME_DATA=3
|
||||||
# end of Trusted Platform Module
|
# end of Trusted Platform Module
|
||||||
|
|
||||||
|
#
|
||||||
|
# TCG storage
|
||||||
|
#
|
||||||
|
# end of TCG storage
|
||||||
|
|
||||||
#
|
#
|
||||||
# Memory initialization
|
# Memory initialization
|
||||||
#
|
#
|
||||||
@@ -530,7 +542,6 @@ CONFIG_SECURITY_CLEAR_DRAM_ON_REGULAR_BOOT=y
|
|||||||
CONFIG_BOOTMEDIA_LOCK_NONE=y
|
CONFIG_BOOTMEDIA_LOCK_NONE=y
|
||||||
# CONFIG_BOOTMEDIA_LOCK_CONTROLLER is not set
|
# CONFIG_BOOTMEDIA_LOCK_CONTROLLER is not set
|
||||||
# CONFIG_BOOTMEDIA_LOCK_CHIP is not set
|
# CONFIG_BOOTMEDIA_LOCK_CHIP is not set
|
||||||
# CONFIG_BOOTMEDIA_SMM_BWP is not set
|
|
||||||
# end of Security
|
# end of Security
|
||||||
|
|
||||||
CONFIG_ACPI_HAVE_PCAT_8259=y
|
CONFIG_ACPI_HAVE_PCAT_8259=y
|
||||||
@@ -596,7 +607,6 @@ CONFIG_HAVE_ACPI_RESUME=y
|
|||||||
CONFIG_RESUME_PATH_SAME_AS_BOOT=y
|
CONFIG_RESUME_PATH_SAME_AS_BOOT=y
|
||||||
CONFIG_HAVE_MONOTONIC_TIMER=y
|
CONFIG_HAVE_MONOTONIC_TIMER=y
|
||||||
CONFIG_HAVE_OPTION_TABLE=y
|
CONFIG_HAVE_OPTION_TABLE=y
|
||||||
CONFIG_IOAPIC=y
|
|
||||||
CONFIG_USE_WATCHDOG_ON_BOOT=y
|
CONFIG_USE_WATCHDOG_ON_BOOT=y
|
||||||
|
|
||||||
#
|
#
|
||||||
@@ -660,9 +670,11 @@ CONFIG_DECOMPRESS_OFAST=y
|
|||||||
# Boot Logo Configuration
|
# Boot Logo Configuration
|
||||||
#
|
#
|
||||||
# CONFIG_BMP_LOGO is not set
|
# CONFIG_BMP_LOGO is not set
|
||||||
|
CONFIG_PLATFORM_POST_RENDER_DELAY_SEC=5
|
||||||
|
# CONFIG_PLATFORM_HAS_SECONDARY_BOOT_INDICATOR_LOGO is not set
|
||||||
|
# CONFIG_FRAMEBUFFER_SPLASH_TEXT is not set
|
||||||
# end of Boot Logo Configuration
|
# end of Boot Logo Configuration
|
||||||
|
|
||||||
CONFIG_WARNINGS_ARE_ERRORS=y
|
|
||||||
CONFIG_MAX_REBOOT_CNT=3
|
CONFIG_MAX_REBOOT_CNT=3
|
||||||
CONFIG_RELOCATABLE_MODULES=y
|
CONFIG_RELOCATABLE_MODULES=y
|
||||||
CONFIG_GENERIC_GPIO_LIB=y
|
CONFIG_GENERIC_GPIO_LIB=y
|
||||||
|
|||||||
@@ -101,6 +101,7 @@ CONFIG_VENDOR_DELL=y
|
|||||||
# CONFIG_VENDOR_PRODRIVE is not set
|
# CONFIG_VENDOR_PRODRIVE is not set
|
||||||
# CONFIG_VENDOR_PROTECTLI is not set
|
# CONFIG_VENDOR_PROTECTLI is not set
|
||||||
# CONFIG_VENDOR_PURISM is not set
|
# CONFIG_VENDOR_PURISM is not set
|
||||||
|
# CONFIG_VENDOR_QOTOM is not set
|
||||||
# CONFIG_VENDOR_RAPTOR_CS is not set
|
# CONFIG_VENDOR_RAPTOR_CS is not set
|
||||||
# CONFIG_VENDOR_RAZER is not set
|
# CONFIG_VENDOR_RAZER is not set
|
||||||
# CONFIG_VENDOR_RODA is not set
|
# CONFIG_VENDOR_RODA is not set
|
||||||
@@ -157,6 +158,7 @@ CONFIG_BOOT_DEVICE_SPI_FLASH_BUS=0
|
|||||||
# CONFIG_BOARD_DELL_E4300 is not set
|
# CONFIG_BOARD_DELL_E4300 is not set
|
||||||
# CONFIG_BOARD_DELL_E6400 is not set
|
# CONFIG_BOARD_DELL_E6400 is not set
|
||||||
# CONFIG_BOARD_DELL_LATITUDE_E7240 is not set
|
# CONFIG_BOARD_DELL_LATITUDE_E7240 is not set
|
||||||
|
# CONFIG_BOARD_DELL_OPTIPLEX_3040 is not set
|
||||||
# CONFIG_BOARD_DELL_OPTIPLEX_780_MT is not set
|
# CONFIG_BOARD_DELL_OPTIPLEX_780_MT is not set
|
||||||
CONFIG_BOARD_DELL_OPTIPLEX_780_USFF=y
|
CONFIG_BOARD_DELL_OPTIPLEX_780_USFF=y
|
||||||
# CONFIG_BOARD_DELL_OPTIPLEX_9020_SFF is not set
|
# CONFIG_BOARD_DELL_OPTIPLEX_9020_SFF is not set
|
||||||
@@ -208,7 +210,9 @@ CONFIG_GFX_GMA_PANEL_1_ON_EDP=y
|
|||||||
CONFIG_DRIVERS_UART_8250IO=y
|
CONFIG_DRIVERS_UART_8250IO=y
|
||||||
CONFIG_PC_CMOS_BASE_PORT_BANK1=0x72
|
CONFIG_PC_CMOS_BASE_PORT_BANK1=0x72
|
||||||
CONFIG_HEAP_SIZE=0x100000
|
CONFIG_HEAP_SIZE=0x100000
|
||||||
|
# CONFIG_BOOTMEDIA_SMM_BWP is not set
|
||||||
# CONFIG_DRIVERS_EFI_FW_INFO is not set
|
# CONFIG_DRIVERS_EFI_FW_INFO is not set
|
||||||
|
# CONFIG_TCG_OPAL_S3_UNLOCK is not set
|
||||||
CONFIG_BOARD_ROMSIZE_KB_8192=y
|
CONFIG_BOARD_ROMSIZE_KB_8192=y
|
||||||
# CONFIG_COREBOOT_ROMSIZE_KB_256 is not set
|
# CONFIG_COREBOOT_ROMSIZE_KB_256 is not set
|
||||||
# CONFIG_COREBOOT_ROMSIZE_KB_512 is not set
|
# CONFIG_COREBOOT_ROMSIZE_KB_512 is not set
|
||||||
@@ -260,10 +264,6 @@ CONFIG_INTEL_GMA_BCLM_OFFSET=0xc8256
|
|||||||
CONFIG_INTEL_GMA_BCLM_WIDTH=16
|
CONFIG_INTEL_GMA_BCLM_WIDTH=16
|
||||||
CONFIG_BOOTBLOCK_IN_CBFS=y
|
CONFIG_BOOTBLOCK_IN_CBFS=y
|
||||||
CONFIG_HPET_MIN_TICKS=0x80
|
CONFIG_HPET_MIN_TICKS=0x80
|
||||||
CONFIG_FIXED_MCHBAR_MMIO_BASE=0xfed14000
|
|
||||||
CONFIG_FIXED_DMIBAR_MMIO_BASE=0xfed18000
|
|
||||||
CONFIG_FIXED_EPBAR_MMIO_BASE=0xfed19000
|
|
||||||
# CONFIG_PCIEXP_COMMON_CLOCK is not set
|
|
||||||
CONFIG_SOC_PHYSICAL_ADDRESS_WIDTH=0
|
CONFIG_SOC_PHYSICAL_ADDRESS_WIDTH=0
|
||||||
CONFIG_RAMSTAGE_CBFS_CACHE_SIZE=0x4000
|
CONFIG_RAMSTAGE_CBFS_CACHE_SIZE=0x4000
|
||||||
CONFIG_CBFS_CACHE_ALIGN=8
|
CONFIG_CBFS_CACHE_ALIGN=8
|
||||||
@@ -298,6 +298,7 @@ CONFIG_SETUP_XIP_CACHE=y
|
|||||||
CONFIG_HAVE_SMI_HANDLER=y
|
CONFIG_HAVE_SMI_HANDLER=y
|
||||||
CONFIG_NEED_SMALL_2MB_PAGE_TABLES=y
|
CONFIG_NEED_SMALL_2MB_PAGE_TABLES=y
|
||||||
CONFIG_SMM_TSEG=y
|
CONFIG_SMM_TSEG=y
|
||||||
|
CONFIG_SMM_OPAL_S3_STATE_SMRAM_SIZE=0x0
|
||||||
CONFIG_SMM_LAPIC_REMAP_MITIGATION=y
|
CONFIG_SMM_LAPIC_REMAP_MITIGATION=y
|
||||||
CONFIG_SMM_PCI_RESOURCE_STORE_NUM_SLOTS=8
|
CONFIG_SMM_PCI_RESOURCE_STORE_NUM_SLOTS=8
|
||||||
CONFIG_AP_STACK_SIZE=0x800
|
CONFIG_AP_STACK_SIZE=0x800
|
||||||
@@ -314,6 +315,9 @@ CONFIG_CPU_MICROCODE_CBFS_DEFAULT_BINS=y
|
|||||||
#
|
#
|
||||||
# Northbridge
|
# Northbridge
|
||||||
#
|
#
|
||||||
|
CONFIG_FIXED_MCHBAR_MMIO_BASE=0xfed14000
|
||||||
|
CONFIG_FIXED_DMIBAR_MMIO_BASE=0xfed18000
|
||||||
|
CONFIG_FIXED_EPBAR_MMIO_BASE=0xfed19000
|
||||||
CONFIG_NORTHBRIDGE_INTEL_X4X=y
|
CONFIG_NORTHBRIDGE_INTEL_X4X=y
|
||||||
|
|
||||||
#
|
#
|
||||||
@@ -321,6 +325,7 @@ CONFIG_NORTHBRIDGE_INTEL_X4X=y
|
|||||||
#
|
#
|
||||||
CONFIG_PCIEXP_HOTPLUG=y
|
CONFIG_PCIEXP_HOTPLUG=y
|
||||||
CONFIG_SOUTHBRIDGE_INTEL_I82801JX=y
|
CONFIG_SOUTHBRIDGE_INTEL_I82801JX=y
|
||||||
|
# CONFIG_PCIEXP_COMMON_CLOCK is not set
|
||||||
CONFIG_SOUTHBRIDGE_INTEL_COMMON_RESET=y
|
CONFIG_SOUTHBRIDGE_INTEL_COMMON_RESET=y
|
||||||
CONFIG_SOUTHBRIDGE_INTEL_COMMON_RTC=y
|
CONFIG_SOUTHBRIDGE_INTEL_COMMON_RTC=y
|
||||||
CONFIG_SOUTHBRIDGE_INTEL_COMMON_PMCLIB=y
|
CONFIG_SOUTHBRIDGE_INTEL_COMMON_PMCLIB=y
|
||||||
@@ -366,6 +371,7 @@ CONFIG_ARCH_VERSTAGE_X86_32=y
|
|||||||
CONFIG_ARCH_ROMSTAGE_X86_32=y
|
CONFIG_ARCH_ROMSTAGE_X86_32=y
|
||||||
CONFIG_ARCH_POSTCAR_X86_32=y
|
CONFIG_ARCH_POSTCAR_X86_32=y
|
||||||
CONFIG_ARCH_RAMSTAGE_X86_32=y
|
CONFIG_ARCH_RAMSTAGE_X86_32=y
|
||||||
|
CONFIG_ARCH_SMM_X86_32=y
|
||||||
CONFIG_ARCH_ALL_STAGES_X86_32=y
|
CONFIG_ARCH_ALL_STAGES_X86_32=y
|
||||||
CONFIG_HAVE_X86_64_SUPPORT=y
|
CONFIG_HAVE_X86_64_SUPPORT=y
|
||||||
CONFIG_RESERVED_PHYSICAL_ADDRESS_BITS_SUPPORT=y
|
CONFIG_RESERVED_PHYSICAL_ADDRESS_BITS_SUPPORT=y
|
||||||
@@ -387,6 +393,7 @@ CONFIG_X86_BOOTBLOCK_EXTRA_PROGRAM_SZ=0
|
|||||||
CONFIG_DEFAULT_EBDA_LOWMEM=0x100000
|
CONFIG_DEFAULT_EBDA_LOWMEM=0x100000
|
||||||
CONFIG_DEFAULT_EBDA_SEGMENT=0xF600
|
CONFIG_DEFAULT_EBDA_SEGMENT=0xF600
|
||||||
CONFIG_DEFAULT_EBDA_SIZE=0x400
|
CONFIG_DEFAULT_EBDA_SIZE=0x400
|
||||||
|
CONFIG_IOAPIC=y
|
||||||
# end of Chipset
|
# end of Chipset
|
||||||
|
|
||||||
#
|
#
|
||||||
@@ -523,6 +530,11 @@ CONFIG_PCR_FW_VER=10
|
|||||||
CONFIG_PCR_RUNTIME_DATA=3
|
CONFIG_PCR_RUNTIME_DATA=3
|
||||||
# end of Trusted Platform Module
|
# end of Trusted Platform Module
|
||||||
|
|
||||||
|
#
|
||||||
|
# TCG storage
|
||||||
|
#
|
||||||
|
# end of TCG storage
|
||||||
|
|
||||||
#
|
#
|
||||||
# Memory initialization
|
# Memory initialization
|
||||||
#
|
#
|
||||||
@@ -534,7 +546,6 @@ CONFIG_SECURITY_CLEAR_DRAM_ON_REGULAR_BOOT=y
|
|||||||
CONFIG_BOOTMEDIA_LOCK_NONE=y
|
CONFIG_BOOTMEDIA_LOCK_NONE=y
|
||||||
# CONFIG_BOOTMEDIA_LOCK_CONTROLLER is not set
|
# CONFIG_BOOTMEDIA_LOCK_CONTROLLER is not set
|
||||||
# CONFIG_BOOTMEDIA_LOCK_CHIP is not set
|
# CONFIG_BOOTMEDIA_LOCK_CHIP is not set
|
||||||
# CONFIG_BOOTMEDIA_SMM_BWP is not set
|
|
||||||
# end of Security
|
# end of Security
|
||||||
|
|
||||||
CONFIG_ACPI_HAVE_PCAT_8259=y
|
CONFIG_ACPI_HAVE_PCAT_8259=y
|
||||||
@@ -600,7 +611,6 @@ CONFIG_HAVE_ACPI_RESUME=y
|
|||||||
CONFIG_RESUME_PATH_SAME_AS_BOOT=y
|
CONFIG_RESUME_PATH_SAME_AS_BOOT=y
|
||||||
CONFIG_HAVE_MONOTONIC_TIMER=y
|
CONFIG_HAVE_MONOTONIC_TIMER=y
|
||||||
CONFIG_HAVE_OPTION_TABLE=y
|
CONFIG_HAVE_OPTION_TABLE=y
|
||||||
CONFIG_IOAPIC=y
|
|
||||||
CONFIG_USE_WATCHDOG_ON_BOOT=y
|
CONFIG_USE_WATCHDOG_ON_BOOT=y
|
||||||
|
|
||||||
#
|
#
|
||||||
@@ -664,9 +674,11 @@ CONFIG_DECOMPRESS_OFAST=y
|
|||||||
# Boot Logo Configuration
|
# Boot Logo Configuration
|
||||||
#
|
#
|
||||||
# CONFIG_BMP_LOGO is not set
|
# CONFIG_BMP_LOGO is not set
|
||||||
|
CONFIG_PLATFORM_POST_RENDER_DELAY_SEC=5
|
||||||
|
# CONFIG_PLATFORM_HAS_SECONDARY_BOOT_INDICATOR_LOGO is not set
|
||||||
|
# CONFIG_FRAMEBUFFER_SPLASH_TEXT is not set
|
||||||
# end of Boot Logo Configuration
|
# end of Boot Logo Configuration
|
||||||
|
|
||||||
CONFIG_WARNINGS_ARE_ERRORS=y
|
|
||||||
CONFIG_MAX_REBOOT_CNT=3
|
CONFIG_MAX_REBOOT_CNT=3
|
||||||
CONFIG_RELOCATABLE_MODULES=y
|
CONFIG_RELOCATABLE_MODULES=y
|
||||||
CONFIG_GENERIC_GPIO_LIB=y
|
CONFIG_GENERIC_GPIO_LIB=y
|
||||||
|
|||||||
@@ -101,6 +101,7 @@ CONFIG_VENDOR_DELL=y
|
|||||||
# CONFIG_VENDOR_PRODRIVE is not set
|
# CONFIG_VENDOR_PRODRIVE is not set
|
||||||
# CONFIG_VENDOR_PROTECTLI is not set
|
# CONFIG_VENDOR_PROTECTLI is not set
|
||||||
# CONFIG_VENDOR_PURISM is not set
|
# CONFIG_VENDOR_PURISM is not set
|
||||||
|
# CONFIG_VENDOR_QOTOM is not set
|
||||||
# CONFIG_VENDOR_RAPTOR_CS is not set
|
# CONFIG_VENDOR_RAPTOR_CS is not set
|
||||||
# CONFIG_VENDOR_RAZER is not set
|
# CONFIG_VENDOR_RAZER is not set
|
||||||
# CONFIG_VENDOR_RODA is not set
|
# CONFIG_VENDOR_RODA is not set
|
||||||
@@ -155,6 +156,7 @@ CONFIG_BOOT_DEVICE_SPI_FLASH_BUS=0
|
|||||||
# CONFIG_BOARD_DELL_E4300 is not set
|
# CONFIG_BOARD_DELL_E4300 is not set
|
||||||
# CONFIG_BOARD_DELL_E6400 is not set
|
# CONFIG_BOARD_DELL_E6400 is not set
|
||||||
# CONFIG_BOARD_DELL_LATITUDE_E7240 is not set
|
# CONFIG_BOARD_DELL_LATITUDE_E7240 is not set
|
||||||
|
# CONFIG_BOARD_DELL_OPTIPLEX_3040 is not set
|
||||||
# CONFIG_BOARD_DELL_OPTIPLEX_780_MT is not set
|
# CONFIG_BOARD_DELL_OPTIPLEX_780_MT is not set
|
||||||
CONFIG_BOARD_DELL_OPTIPLEX_780_USFF=y
|
CONFIG_BOARD_DELL_OPTIPLEX_780_USFF=y
|
||||||
# CONFIG_BOARD_DELL_OPTIPLEX_9020_SFF is not set
|
# CONFIG_BOARD_DELL_OPTIPLEX_9020_SFF is not set
|
||||||
@@ -206,7 +208,9 @@ CONFIG_GFX_GMA_PANEL_1_ON_EDP=y
|
|||||||
CONFIG_DRIVERS_UART_8250IO=y
|
CONFIG_DRIVERS_UART_8250IO=y
|
||||||
CONFIG_PC_CMOS_BASE_PORT_BANK1=0x72
|
CONFIG_PC_CMOS_BASE_PORT_BANK1=0x72
|
||||||
CONFIG_HEAP_SIZE=0x100000
|
CONFIG_HEAP_SIZE=0x100000
|
||||||
|
# CONFIG_BOOTMEDIA_SMM_BWP is not set
|
||||||
# CONFIG_DRIVERS_EFI_FW_INFO is not set
|
# CONFIG_DRIVERS_EFI_FW_INFO is not set
|
||||||
|
# CONFIG_TCG_OPAL_S3_UNLOCK is not set
|
||||||
CONFIG_BOARD_ROMSIZE_KB_8192=y
|
CONFIG_BOARD_ROMSIZE_KB_8192=y
|
||||||
# CONFIG_COREBOOT_ROMSIZE_KB_256 is not set
|
# CONFIG_COREBOOT_ROMSIZE_KB_256 is not set
|
||||||
# CONFIG_COREBOOT_ROMSIZE_KB_512 is not set
|
# CONFIG_COREBOOT_ROMSIZE_KB_512 is not set
|
||||||
@@ -258,10 +262,6 @@ CONFIG_INTEL_GMA_BCLM_OFFSET=0xc8256
|
|||||||
CONFIG_INTEL_GMA_BCLM_WIDTH=16
|
CONFIG_INTEL_GMA_BCLM_WIDTH=16
|
||||||
CONFIG_BOOTBLOCK_IN_CBFS=y
|
CONFIG_BOOTBLOCK_IN_CBFS=y
|
||||||
CONFIG_HPET_MIN_TICKS=0x80
|
CONFIG_HPET_MIN_TICKS=0x80
|
||||||
CONFIG_FIXED_MCHBAR_MMIO_BASE=0xfed14000
|
|
||||||
CONFIG_FIXED_DMIBAR_MMIO_BASE=0xfed18000
|
|
||||||
CONFIG_FIXED_EPBAR_MMIO_BASE=0xfed19000
|
|
||||||
# CONFIG_PCIEXP_COMMON_CLOCK is not set
|
|
||||||
CONFIG_SOC_PHYSICAL_ADDRESS_WIDTH=0
|
CONFIG_SOC_PHYSICAL_ADDRESS_WIDTH=0
|
||||||
CONFIG_RAMSTAGE_CBFS_CACHE_SIZE=0x4000
|
CONFIG_RAMSTAGE_CBFS_CACHE_SIZE=0x4000
|
||||||
CONFIG_CBFS_CACHE_ALIGN=8
|
CONFIG_CBFS_CACHE_ALIGN=8
|
||||||
@@ -296,6 +296,7 @@ CONFIG_SETUP_XIP_CACHE=y
|
|||||||
CONFIG_HAVE_SMI_HANDLER=y
|
CONFIG_HAVE_SMI_HANDLER=y
|
||||||
CONFIG_NEED_SMALL_2MB_PAGE_TABLES=y
|
CONFIG_NEED_SMALL_2MB_PAGE_TABLES=y
|
||||||
CONFIG_SMM_TSEG=y
|
CONFIG_SMM_TSEG=y
|
||||||
|
CONFIG_SMM_OPAL_S3_STATE_SMRAM_SIZE=0x0
|
||||||
CONFIG_SMM_LAPIC_REMAP_MITIGATION=y
|
CONFIG_SMM_LAPIC_REMAP_MITIGATION=y
|
||||||
CONFIG_SMM_PCI_RESOURCE_STORE_NUM_SLOTS=8
|
CONFIG_SMM_PCI_RESOURCE_STORE_NUM_SLOTS=8
|
||||||
CONFIG_AP_STACK_SIZE=0x800
|
CONFIG_AP_STACK_SIZE=0x800
|
||||||
@@ -312,6 +313,9 @@ CONFIG_CPU_MICROCODE_CBFS_DEFAULT_BINS=y
|
|||||||
#
|
#
|
||||||
# Northbridge
|
# Northbridge
|
||||||
#
|
#
|
||||||
|
CONFIG_FIXED_MCHBAR_MMIO_BASE=0xfed14000
|
||||||
|
CONFIG_FIXED_DMIBAR_MMIO_BASE=0xfed18000
|
||||||
|
CONFIG_FIXED_EPBAR_MMIO_BASE=0xfed19000
|
||||||
CONFIG_NORTHBRIDGE_INTEL_X4X=y
|
CONFIG_NORTHBRIDGE_INTEL_X4X=y
|
||||||
|
|
||||||
#
|
#
|
||||||
@@ -319,6 +323,7 @@ CONFIG_NORTHBRIDGE_INTEL_X4X=y
|
|||||||
#
|
#
|
||||||
CONFIG_PCIEXP_HOTPLUG=y
|
CONFIG_PCIEXP_HOTPLUG=y
|
||||||
CONFIG_SOUTHBRIDGE_INTEL_I82801JX=y
|
CONFIG_SOUTHBRIDGE_INTEL_I82801JX=y
|
||||||
|
# CONFIG_PCIEXP_COMMON_CLOCK is not set
|
||||||
CONFIG_SOUTHBRIDGE_INTEL_COMMON_RESET=y
|
CONFIG_SOUTHBRIDGE_INTEL_COMMON_RESET=y
|
||||||
CONFIG_SOUTHBRIDGE_INTEL_COMMON_RTC=y
|
CONFIG_SOUTHBRIDGE_INTEL_COMMON_RTC=y
|
||||||
CONFIG_SOUTHBRIDGE_INTEL_COMMON_PMCLIB=y
|
CONFIG_SOUTHBRIDGE_INTEL_COMMON_PMCLIB=y
|
||||||
@@ -364,6 +369,7 @@ CONFIG_ARCH_VERSTAGE_X86_32=y
|
|||||||
CONFIG_ARCH_ROMSTAGE_X86_32=y
|
CONFIG_ARCH_ROMSTAGE_X86_32=y
|
||||||
CONFIG_ARCH_POSTCAR_X86_32=y
|
CONFIG_ARCH_POSTCAR_X86_32=y
|
||||||
CONFIG_ARCH_RAMSTAGE_X86_32=y
|
CONFIG_ARCH_RAMSTAGE_X86_32=y
|
||||||
|
CONFIG_ARCH_SMM_X86_32=y
|
||||||
CONFIG_ARCH_ALL_STAGES_X86_32=y
|
CONFIG_ARCH_ALL_STAGES_X86_32=y
|
||||||
CONFIG_HAVE_X86_64_SUPPORT=y
|
CONFIG_HAVE_X86_64_SUPPORT=y
|
||||||
CONFIG_RESERVED_PHYSICAL_ADDRESS_BITS_SUPPORT=y
|
CONFIG_RESERVED_PHYSICAL_ADDRESS_BITS_SUPPORT=y
|
||||||
@@ -385,6 +391,7 @@ CONFIG_X86_BOOTBLOCK_EXTRA_PROGRAM_SZ=0
|
|||||||
CONFIG_DEFAULT_EBDA_LOWMEM=0x100000
|
CONFIG_DEFAULT_EBDA_LOWMEM=0x100000
|
||||||
CONFIG_DEFAULT_EBDA_SEGMENT=0xF600
|
CONFIG_DEFAULT_EBDA_SEGMENT=0xF600
|
||||||
CONFIG_DEFAULT_EBDA_SIZE=0x400
|
CONFIG_DEFAULT_EBDA_SIZE=0x400
|
||||||
|
CONFIG_IOAPIC=y
|
||||||
# end of Chipset
|
# end of Chipset
|
||||||
|
|
||||||
#
|
#
|
||||||
@@ -519,6 +526,11 @@ CONFIG_PCR_FW_VER=10
|
|||||||
CONFIG_PCR_RUNTIME_DATA=3
|
CONFIG_PCR_RUNTIME_DATA=3
|
||||||
# end of Trusted Platform Module
|
# end of Trusted Platform Module
|
||||||
|
|
||||||
|
#
|
||||||
|
# TCG storage
|
||||||
|
#
|
||||||
|
# end of TCG storage
|
||||||
|
|
||||||
#
|
#
|
||||||
# Memory initialization
|
# Memory initialization
|
||||||
#
|
#
|
||||||
@@ -530,7 +542,6 @@ CONFIG_SECURITY_CLEAR_DRAM_ON_REGULAR_BOOT=y
|
|||||||
CONFIG_BOOTMEDIA_LOCK_NONE=y
|
CONFIG_BOOTMEDIA_LOCK_NONE=y
|
||||||
# CONFIG_BOOTMEDIA_LOCK_CONTROLLER is not set
|
# CONFIG_BOOTMEDIA_LOCK_CONTROLLER is not set
|
||||||
# CONFIG_BOOTMEDIA_LOCK_CHIP is not set
|
# CONFIG_BOOTMEDIA_LOCK_CHIP is not set
|
||||||
# CONFIG_BOOTMEDIA_SMM_BWP is not set
|
|
||||||
# end of Security
|
# end of Security
|
||||||
|
|
||||||
CONFIG_ACPI_HAVE_PCAT_8259=y
|
CONFIG_ACPI_HAVE_PCAT_8259=y
|
||||||
@@ -596,7 +607,6 @@ CONFIG_HAVE_ACPI_RESUME=y
|
|||||||
CONFIG_RESUME_PATH_SAME_AS_BOOT=y
|
CONFIG_RESUME_PATH_SAME_AS_BOOT=y
|
||||||
CONFIG_HAVE_MONOTONIC_TIMER=y
|
CONFIG_HAVE_MONOTONIC_TIMER=y
|
||||||
CONFIG_HAVE_OPTION_TABLE=y
|
CONFIG_HAVE_OPTION_TABLE=y
|
||||||
CONFIG_IOAPIC=y
|
|
||||||
CONFIG_USE_WATCHDOG_ON_BOOT=y
|
CONFIG_USE_WATCHDOG_ON_BOOT=y
|
||||||
|
|
||||||
#
|
#
|
||||||
@@ -660,9 +670,11 @@ CONFIG_DECOMPRESS_OFAST=y
|
|||||||
# Boot Logo Configuration
|
# Boot Logo Configuration
|
||||||
#
|
#
|
||||||
# CONFIG_BMP_LOGO is not set
|
# CONFIG_BMP_LOGO is not set
|
||||||
|
CONFIG_PLATFORM_POST_RENDER_DELAY_SEC=5
|
||||||
|
# CONFIG_PLATFORM_HAS_SECONDARY_BOOT_INDICATOR_LOGO is not set
|
||||||
|
# CONFIG_FRAMEBUFFER_SPLASH_TEXT is not set
|
||||||
# end of Boot Logo Configuration
|
# end of Boot Logo Configuration
|
||||||
|
|
||||||
CONFIG_WARNINGS_ARE_ERRORS=y
|
|
||||||
CONFIG_MAX_REBOOT_CNT=3
|
CONFIG_MAX_REBOOT_CNT=3
|
||||||
CONFIG_RELOCATABLE_MODULES=y
|
CONFIG_RELOCATABLE_MODULES=y
|
||||||
CONFIG_GENERIC_GPIO_LIB=y
|
CONFIG_GENERIC_GPIO_LIB=y
|
||||||
|
|||||||
@@ -101,6 +101,7 @@ CONFIG_VENDOR_DELL=y
|
|||||||
# CONFIG_VENDOR_PRODRIVE is not set
|
# CONFIG_VENDOR_PRODRIVE is not set
|
||||||
# CONFIG_VENDOR_PROTECTLI is not set
|
# CONFIG_VENDOR_PROTECTLI is not set
|
||||||
# CONFIG_VENDOR_PURISM is not set
|
# CONFIG_VENDOR_PURISM is not set
|
||||||
|
# CONFIG_VENDOR_QOTOM is not set
|
||||||
# CONFIG_VENDOR_RAPTOR_CS is not set
|
# CONFIG_VENDOR_RAPTOR_CS is not set
|
||||||
# CONFIG_VENDOR_RAZER is not set
|
# CONFIG_VENDOR_RAZER is not set
|
||||||
# CONFIG_VENDOR_RODA is not set
|
# CONFIG_VENDOR_RODA is not set
|
||||||
@@ -157,6 +158,7 @@ CONFIG_BOOT_DEVICE_SPI_FLASH_BUS=0
|
|||||||
# CONFIG_BOARD_DELL_E4300 is not set
|
# CONFIG_BOARD_DELL_E4300 is not set
|
||||||
# CONFIG_BOARD_DELL_E6400 is not set
|
# CONFIG_BOARD_DELL_E6400 is not set
|
||||||
# CONFIG_BOARD_DELL_LATITUDE_E7240 is not set
|
# CONFIG_BOARD_DELL_LATITUDE_E7240 is not set
|
||||||
|
# CONFIG_BOARD_DELL_OPTIPLEX_3040 is not set
|
||||||
# CONFIG_BOARD_DELL_OPTIPLEX_780_MT is not set
|
# CONFIG_BOARD_DELL_OPTIPLEX_780_MT is not set
|
||||||
CONFIG_BOARD_DELL_OPTIPLEX_780_USFF=y
|
CONFIG_BOARD_DELL_OPTIPLEX_780_USFF=y
|
||||||
# CONFIG_BOARD_DELL_OPTIPLEX_9020_SFF is not set
|
# CONFIG_BOARD_DELL_OPTIPLEX_9020_SFF is not set
|
||||||
@@ -208,7 +210,9 @@ CONFIG_GFX_GMA_PANEL_1_ON_EDP=y
|
|||||||
CONFIG_DRIVERS_UART_8250IO=y
|
CONFIG_DRIVERS_UART_8250IO=y
|
||||||
CONFIG_PC_CMOS_BASE_PORT_BANK1=0x72
|
CONFIG_PC_CMOS_BASE_PORT_BANK1=0x72
|
||||||
CONFIG_HEAP_SIZE=0x100000
|
CONFIG_HEAP_SIZE=0x100000
|
||||||
|
# CONFIG_BOOTMEDIA_SMM_BWP is not set
|
||||||
# CONFIG_DRIVERS_EFI_FW_INFO is not set
|
# CONFIG_DRIVERS_EFI_FW_INFO is not set
|
||||||
|
# CONFIG_TCG_OPAL_S3_UNLOCK is not set
|
||||||
CONFIG_BOARD_ROMSIZE_KB_8192=y
|
CONFIG_BOARD_ROMSIZE_KB_8192=y
|
||||||
# CONFIG_COREBOOT_ROMSIZE_KB_256 is not set
|
# CONFIG_COREBOOT_ROMSIZE_KB_256 is not set
|
||||||
# CONFIG_COREBOOT_ROMSIZE_KB_512 is not set
|
# CONFIG_COREBOOT_ROMSIZE_KB_512 is not set
|
||||||
@@ -260,10 +264,6 @@ CONFIG_INTEL_GMA_BCLM_OFFSET=0xc8256
|
|||||||
CONFIG_INTEL_GMA_BCLM_WIDTH=16
|
CONFIG_INTEL_GMA_BCLM_WIDTH=16
|
||||||
CONFIG_BOOTBLOCK_IN_CBFS=y
|
CONFIG_BOOTBLOCK_IN_CBFS=y
|
||||||
CONFIG_HPET_MIN_TICKS=0x80
|
CONFIG_HPET_MIN_TICKS=0x80
|
||||||
CONFIG_FIXED_MCHBAR_MMIO_BASE=0xfed14000
|
|
||||||
CONFIG_FIXED_DMIBAR_MMIO_BASE=0xfed18000
|
|
||||||
CONFIG_FIXED_EPBAR_MMIO_BASE=0xfed19000
|
|
||||||
# CONFIG_PCIEXP_COMMON_CLOCK is not set
|
|
||||||
CONFIG_SOC_PHYSICAL_ADDRESS_WIDTH=0
|
CONFIG_SOC_PHYSICAL_ADDRESS_WIDTH=0
|
||||||
CONFIG_RAMSTAGE_CBFS_CACHE_SIZE=0x4000
|
CONFIG_RAMSTAGE_CBFS_CACHE_SIZE=0x4000
|
||||||
CONFIG_CBFS_CACHE_ALIGN=8
|
CONFIG_CBFS_CACHE_ALIGN=8
|
||||||
@@ -298,6 +298,7 @@ CONFIG_SETUP_XIP_CACHE=y
|
|||||||
CONFIG_HAVE_SMI_HANDLER=y
|
CONFIG_HAVE_SMI_HANDLER=y
|
||||||
CONFIG_NEED_SMALL_2MB_PAGE_TABLES=y
|
CONFIG_NEED_SMALL_2MB_PAGE_TABLES=y
|
||||||
CONFIG_SMM_TSEG=y
|
CONFIG_SMM_TSEG=y
|
||||||
|
CONFIG_SMM_OPAL_S3_STATE_SMRAM_SIZE=0x0
|
||||||
CONFIG_SMM_LAPIC_REMAP_MITIGATION=y
|
CONFIG_SMM_LAPIC_REMAP_MITIGATION=y
|
||||||
CONFIG_SMM_PCI_RESOURCE_STORE_NUM_SLOTS=8
|
CONFIG_SMM_PCI_RESOURCE_STORE_NUM_SLOTS=8
|
||||||
CONFIG_AP_STACK_SIZE=0x800
|
CONFIG_AP_STACK_SIZE=0x800
|
||||||
@@ -314,6 +315,9 @@ CONFIG_CPU_MICROCODE_CBFS_DEFAULT_BINS=y
|
|||||||
#
|
#
|
||||||
# Northbridge
|
# Northbridge
|
||||||
#
|
#
|
||||||
|
CONFIG_FIXED_MCHBAR_MMIO_BASE=0xfed14000
|
||||||
|
CONFIG_FIXED_DMIBAR_MMIO_BASE=0xfed18000
|
||||||
|
CONFIG_FIXED_EPBAR_MMIO_BASE=0xfed19000
|
||||||
CONFIG_NORTHBRIDGE_INTEL_X4X=y
|
CONFIG_NORTHBRIDGE_INTEL_X4X=y
|
||||||
|
|
||||||
#
|
#
|
||||||
@@ -321,6 +325,7 @@ CONFIG_NORTHBRIDGE_INTEL_X4X=y
|
|||||||
#
|
#
|
||||||
CONFIG_PCIEXP_HOTPLUG=y
|
CONFIG_PCIEXP_HOTPLUG=y
|
||||||
CONFIG_SOUTHBRIDGE_INTEL_I82801JX=y
|
CONFIG_SOUTHBRIDGE_INTEL_I82801JX=y
|
||||||
|
# CONFIG_PCIEXP_COMMON_CLOCK is not set
|
||||||
CONFIG_SOUTHBRIDGE_INTEL_COMMON_RESET=y
|
CONFIG_SOUTHBRIDGE_INTEL_COMMON_RESET=y
|
||||||
CONFIG_SOUTHBRIDGE_INTEL_COMMON_RTC=y
|
CONFIG_SOUTHBRIDGE_INTEL_COMMON_RTC=y
|
||||||
CONFIG_SOUTHBRIDGE_INTEL_COMMON_PMCLIB=y
|
CONFIG_SOUTHBRIDGE_INTEL_COMMON_PMCLIB=y
|
||||||
@@ -366,6 +371,7 @@ CONFIG_ARCH_VERSTAGE_X86_32=y
|
|||||||
CONFIG_ARCH_ROMSTAGE_X86_32=y
|
CONFIG_ARCH_ROMSTAGE_X86_32=y
|
||||||
CONFIG_ARCH_POSTCAR_X86_32=y
|
CONFIG_ARCH_POSTCAR_X86_32=y
|
||||||
CONFIG_ARCH_RAMSTAGE_X86_32=y
|
CONFIG_ARCH_RAMSTAGE_X86_32=y
|
||||||
|
CONFIG_ARCH_SMM_X86_32=y
|
||||||
CONFIG_ARCH_ALL_STAGES_X86_32=y
|
CONFIG_ARCH_ALL_STAGES_X86_32=y
|
||||||
CONFIG_HAVE_X86_64_SUPPORT=y
|
CONFIG_HAVE_X86_64_SUPPORT=y
|
||||||
CONFIG_RESERVED_PHYSICAL_ADDRESS_BITS_SUPPORT=y
|
CONFIG_RESERVED_PHYSICAL_ADDRESS_BITS_SUPPORT=y
|
||||||
@@ -387,6 +393,7 @@ CONFIG_X86_BOOTBLOCK_EXTRA_PROGRAM_SZ=0
|
|||||||
CONFIG_DEFAULT_EBDA_LOWMEM=0x100000
|
CONFIG_DEFAULT_EBDA_LOWMEM=0x100000
|
||||||
CONFIG_DEFAULT_EBDA_SEGMENT=0xF600
|
CONFIG_DEFAULT_EBDA_SEGMENT=0xF600
|
||||||
CONFIG_DEFAULT_EBDA_SIZE=0x400
|
CONFIG_DEFAULT_EBDA_SIZE=0x400
|
||||||
|
CONFIG_IOAPIC=y
|
||||||
# end of Chipset
|
# end of Chipset
|
||||||
|
|
||||||
#
|
#
|
||||||
@@ -523,6 +530,11 @@ CONFIG_PCR_FW_VER=10
|
|||||||
CONFIG_PCR_RUNTIME_DATA=3
|
CONFIG_PCR_RUNTIME_DATA=3
|
||||||
# end of Trusted Platform Module
|
# end of Trusted Platform Module
|
||||||
|
|
||||||
|
#
|
||||||
|
# TCG storage
|
||||||
|
#
|
||||||
|
# end of TCG storage
|
||||||
|
|
||||||
#
|
#
|
||||||
# Memory initialization
|
# Memory initialization
|
||||||
#
|
#
|
||||||
@@ -534,7 +546,6 @@ CONFIG_SECURITY_CLEAR_DRAM_ON_REGULAR_BOOT=y
|
|||||||
CONFIG_BOOTMEDIA_LOCK_NONE=y
|
CONFIG_BOOTMEDIA_LOCK_NONE=y
|
||||||
# CONFIG_BOOTMEDIA_LOCK_CONTROLLER is not set
|
# CONFIG_BOOTMEDIA_LOCK_CONTROLLER is not set
|
||||||
# CONFIG_BOOTMEDIA_LOCK_CHIP is not set
|
# CONFIG_BOOTMEDIA_LOCK_CHIP is not set
|
||||||
# CONFIG_BOOTMEDIA_SMM_BWP is not set
|
|
||||||
# end of Security
|
# end of Security
|
||||||
|
|
||||||
CONFIG_ACPI_HAVE_PCAT_8259=y
|
CONFIG_ACPI_HAVE_PCAT_8259=y
|
||||||
@@ -600,7 +611,6 @@ CONFIG_HAVE_ACPI_RESUME=y
|
|||||||
CONFIG_RESUME_PATH_SAME_AS_BOOT=y
|
CONFIG_RESUME_PATH_SAME_AS_BOOT=y
|
||||||
CONFIG_HAVE_MONOTONIC_TIMER=y
|
CONFIG_HAVE_MONOTONIC_TIMER=y
|
||||||
CONFIG_HAVE_OPTION_TABLE=y
|
CONFIG_HAVE_OPTION_TABLE=y
|
||||||
CONFIG_IOAPIC=y
|
|
||||||
CONFIG_USE_WATCHDOG_ON_BOOT=y
|
CONFIG_USE_WATCHDOG_ON_BOOT=y
|
||||||
|
|
||||||
#
|
#
|
||||||
@@ -664,9 +674,11 @@ CONFIG_DECOMPRESS_OFAST=y
|
|||||||
# Boot Logo Configuration
|
# Boot Logo Configuration
|
||||||
#
|
#
|
||||||
# CONFIG_BMP_LOGO is not set
|
# CONFIG_BMP_LOGO is not set
|
||||||
|
CONFIG_PLATFORM_POST_RENDER_DELAY_SEC=5
|
||||||
|
# CONFIG_PLATFORM_HAS_SECONDARY_BOOT_INDICATOR_LOGO is not set
|
||||||
|
# CONFIG_FRAMEBUFFER_SPLASH_TEXT is not set
|
||||||
# end of Boot Logo Configuration
|
# end of Boot Logo Configuration
|
||||||
|
|
||||||
CONFIG_WARNINGS_ARE_ERRORS=y
|
|
||||||
CONFIG_MAX_REBOOT_CNT=3
|
CONFIG_MAX_REBOOT_CNT=3
|
||||||
CONFIG_RELOCATABLE_MODULES=y
|
CONFIG_RELOCATABLE_MODULES=y
|
||||||
CONFIG_GENERIC_GPIO_LIB=y
|
CONFIG_GENERIC_GPIO_LIB=y
|
||||||
|
|||||||
@@ -101,6 +101,7 @@ CONFIG_VENDOR_DELL=y
|
|||||||
# CONFIG_VENDOR_PRODRIVE is not set
|
# CONFIG_VENDOR_PRODRIVE is not set
|
||||||
# CONFIG_VENDOR_PROTECTLI is not set
|
# CONFIG_VENDOR_PROTECTLI is not set
|
||||||
# CONFIG_VENDOR_PURISM is not set
|
# CONFIG_VENDOR_PURISM is not set
|
||||||
|
# CONFIG_VENDOR_QOTOM is not set
|
||||||
# CONFIG_VENDOR_RAPTOR_CS is not set
|
# CONFIG_VENDOR_RAPTOR_CS is not set
|
||||||
# CONFIG_VENDOR_RAZER is not set
|
# CONFIG_VENDOR_RAZER is not set
|
||||||
# CONFIG_VENDOR_RODA is not set
|
# CONFIG_VENDOR_RODA is not set
|
||||||
@@ -155,6 +156,7 @@ CONFIG_BOOT_DEVICE_SPI_FLASH_BUS=0
|
|||||||
# CONFIG_BOARD_DELL_E4300 is not set
|
# CONFIG_BOARD_DELL_E4300 is not set
|
||||||
# CONFIG_BOARD_DELL_E6400 is not set
|
# CONFIG_BOARD_DELL_E6400 is not set
|
||||||
# CONFIG_BOARD_DELL_LATITUDE_E7240 is not set
|
# CONFIG_BOARD_DELL_LATITUDE_E7240 is not set
|
||||||
|
# CONFIG_BOARD_DELL_OPTIPLEX_3040 is not set
|
||||||
# CONFIG_BOARD_DELL_OPTIPLEX_780_MT is not set
|
# CONFIG_BOARD_DELL_OPTIPLEX_780_MT is not set
|
||||||
CONFIG_BOARD_DELL_OPTIPLEX_780_USFF=y
|
CONFIG_BOARD_DELL_OPTIPLEX_780_USFF=y
|
||||||
# CONFIG_BOARD_DELL_OPTIPLEX_9020_SFF is not set
|
# CONFIG_BOARD_DELL_OPTIPLEX_9020_SFF is not set
|
||||||
@@ -206,7 +208,9 @@ CONFIG_GFX_GMA_PANEL_1_ON_EDP=y
|
|||||||
CONFIG_DRIVERS_UART_8250IO=y
|
CONFIG_DRIVERS_UART_8250IO=y
|
||||||
CONFIG_PC_CMOS_BASE_PORT_BANK1=0x72
|
CONFIG_PC_CMOS_BASE_PORT_BANK1=0x72
|
||||||
CONFIG_HEAP_SIZE=0x100000
|
CONFIG_HEAP_SIZE=0x100000
|
||||||
|
# CONFIG_BOOTMEDIA_SMM_BWP is not set
|
||||||
# CONFIG_DRIVERS_EFI_FW_INFO is not set
|
# CONFIG_DRIVERS_EFI_FW_INFO is not set
|
||||||
|
# CONFIG_TCG_OPAL_S3_UNLOCK is not set
|
||||||
CONFIG_BOARD_ROMSIZE_KB_8192=y
|
CONFIG_BOARD_ROMSIZE_KB_8192=y
|
||||||
# CONFIG_COREBOOT_ROMSIZE_KB_256 is not set
|
# CONFIG_COREBOOT_ROMSIZE_KB_256 is not set
|
||||||
# CONFIG_COREBOOT_ROMSIZE_KB_512 is not set
|
# CONFIG_COREBOOT_ROMSIZE_KB_512 is not set
|
||||||
@@ -258,10 +262,6 @@ CONFIG_INTEL_GMA_BCLM_OFFSET=0xc8256
|
|||||||
CONFIG_INTEL_GMA_BCLM_WIDTH=16
|
CONFIG_INTEL_GMA_BCLM_WIDTH=16
|
||||||
CONFIG_BOOTBLOCK_IN_CBFS=y
|
CONFIG_BOOTBLOCK_IN_CBFS=y
|
||||||
CONFIG_HPET_MIN_TICKS=0x80
|
CONFIG_HPET_MIN_TICKS=0x80
|
||||||
CONFIG_FIXED_MCHBAR_MMIO_BASE=0xfed14000
|
|
||||||
CONFIG_FIXED_DMIBAR_MMIO_BASE=0xfed18000
|
|
||||||
CONFIG_FIXED_EPBAR_MMIO_BASE=0xfed19000
|
|
||||||
# CONFIG_PCIEXP_COMMON_CLOCK is not set
|
|
||||||
CONFIG_SOC_PHYSICAL_ADDRESS_WIDTH=0
|
CONFIG_SOC_PHYSICAL_ADDRESS_WIDTH=0
|
||||||
CONFIG_RAMSTAGE_CBFS_CACHE_SIZE=0x4000
|
CONFIG_RAMSTAGE_CBFS_CACHE_SIZE=0x4000
|
||||||
CONFIG_CBFS_CACHE_ALIGN=8
|
CONFIG_CBFS_CACHE_ALIGN=8
|
||||||
@@ -296,6 +296,7 @@ CONFIG_SETUP_XIP_CACHE=y
|
|||||||
CONFIG_HAVE_SMI_HANDLER=y
|
CONFIG_HAVE_SMI_HANDLER=y
|
||||||
CONFIG_NEED_SMALL_2MB_PAGE_TABLES=y
|
CONFIG_NEED_SMALL_2MB_PAGE_TABLES=y
|
||||||
CONFIG_SMM_TSEG=y
|
CONFIG_SMM_TSEG=y
|
||||||
|
CONFIG_SMM_OPAL_S3_STATE_SMRAM_SIZE=0x0
|
||||||
CONFIG_SMM_LAPIC_REMAP_MITIGATION=y
|
CONFIG_SMM_LAPIC_REMAP_MITIGATION=y
|
||||||
CONFIG_SMM_PCI_RESOURCE_STORE_NUM_SLOTS=8
|
CONFIG_SMM_PCI_RESOURCE_STORE_NUM_SLOTS=8
|
||||||
CONFIG_AP_STACK_SIZE=0x800
|
CONFIG_AP_STACK_SIZE=0x800
|
||||||
@@ -312,6 +313,9 @@ CONFIG_CPU_MICROCODE_CBFS_DEFAULT_BINS=y
|
|||||||
#
|
#
|
||||||
# Northbridge
|
# Northbridge
|
||||||
#
|
#
|
||||||
|
CONFIG_FIXED_MCHBAR_MMIO_BASE=0xfed14000
|
||||||
|
CONFIG_FIXED_DMIBAR_MMIO_BASE=0xfed18000
|
||||||
|
CONFIG_FIXED_EPBAR_MMIO_BASE=0xfed19000
|
||||||
CONFIG_NORTHBRIDGE_INTEL_X4X=y
|
CONFIG_NORTHBRIDGE_INTEL_X4X=y
|
||||||
|
|
||||||
#
|
#
|
||||||
@@ -319,6 +323,7 @@ CONFIG_NORTHBRIDGE_INTEL_X4X=y
|
|||||||
#
|
#
|
||||||
CONFIG_PCIEXP_HOTPLUG=y
|
CONFIG_PCIEXP_HOTPLUG=y
|
||||||
CONFIG_SOUTHBRIDGE_INTEL_I82801JX=y
|
CONFIG_SOUTHBRIDGE_INTEL_I82801JX=y
|
||||||
|
# CONFIG_PCIEXP_COMMON_CLOCK is not set
|
||||||
CONFIG_SOUTHBRIDGE_INTEL_COMMON_RESET=y
|
CONFIG_SOUTHBRIDGE_INTEL_COMMON_RESET=y
|
||||||
CONFIG_SOUTHBRIDGE_INTEL_COMMON_RTC=y
|
CONFIG_SOUTHBRIDGE_INTEL_COMMON_RTC=y
|
||||||
CONFIG_SOUTHBRIDGE_INTEL_COMMON_PMCLIB=y
|
CONFIG_SOUTHBRIDGE_INTEL_COMMON_PMCLIB=y
|
||||||
@@ -364,6 +369,7 @@ CONFIG_ARCH_VERSTAGE_X86_32=y
|
|||||||
CONFIG_ARCH_ROMSTAGE_X86_32=y
|
CONFIG_ARCH_ROMSTAGE_X86_32=y
|
||||||
CONFIG_ARCH_POSTCAR_X86_32=y
|
CONFIG_ARCH_POSTCAR_X86_32=y
|
||||||
CONFIG_ARCH_RAMSTAGE_X86_32=y
|
CONFIG_ARCH_RAMSTAGE_X86_32=y
|
||||||
|
CONFIG_ARCH_SMM_X86_32=y
|
||||||
CONFIG_ARCH_ALL_STAGES_X86_32=y
|
CONFIG_ARCH_ALL_STAGES_X86_32=y
|
||||||
CONFIG_HAVE_X86_64_SUPPORT=y
|
CONFIG_HAVE_X86_64_SUPPORT=y
|
||||||
CONFIG_RESERVED_PHYSICAL_ADDRESS_BITS_SUPPORT=y
|
CONFIG_RESERVED_PHYSICAL_ADDRESS_BITS_SUPPORT=y
|
||||||
@@ -385,6 +391,7 @@ CONFIG_X86_BOOTBLOCK_EXTRA_PROGRAM_SZ=0
|
|||||||
CONFIG_DEFAULT_EBDA_LOWMEM=0x100000
|
CONFIG_DEFAULT_EBDA_LOWMEM=0x100000
|
||||||
CONFIG_DEFAULT_EBDA_SEGMENT=0xF600
|
CONFIG_DEFAULT_EBDA_SEGMENT=0xF600
|
||||||
CONFIG_DEFAULT_EBDA_SIZE=0x400
|
CONFIG_DEFAULT_EBDA_SIZE=0x400
|
||||||
|
CONFIG_IOAPIC=y
|
||||||
# end of Chipset
|
# end of Chipset
|
||||||
|
|
||||||
#
|
#
|
||||||
@@ -519,6 +526,11 @@ CONFIG_PCR_FW_VER=10
|
|||||||
CONFIG_PCR_RUNTIME_DATA=3
|
CONFIG_PCR_RUNTIME_DATA=3
|
||||||
# end of Trusted Platform Module
|
# end of Trusted Platform Module
|
||||||
|
|
||||||
|
#
|
||||||
|
# TCG storage
|
||||||
|
#
|
||||||
|
# end of TCG storage
|
||||||
|
|
||||||
#
|
#
|
||||||
# Memory initialization
|
# Memory initialization
|
||||||
#
|
#
|
||||||
@@ -530,7 +542,6 @@ CONFIG_SECURITY_CLEAR_DRAM_ON_REGULAR_BOOT=y
|
|||||||
CONFIG_BOOTMEDIA_LOCK_NONE=y
|
CONFIG_BOOTMEDIA_LOCK_NONE=y
|
||||||
# CONFIG_BOOTMEDIA_LOCK_CONTROLLER is not set
|
# CONFIG_BOOTMEDIA_LOCK_CONTROLLER is not set
|
||||||
# CONFIG_BOOTMEDIA_LOCK_CHIP is not set
|
# CONFIG_BOOTMEDIA_LOCK_CHIP is not set
|
||||||
# CONFIG_BOOTMEDIA_SMM_BWP is not set
|
|
||||||
# end of Security
|
# end of Security
|
||||||
|
|
||||||
CONFIG_ACPI_HAVE_PCAT_8259=y
|
CONFIG_ACPI_HAVE_PCAT_8259=y
|
||||||
@@ -596,7 +607,6 @@ CONFIG_HAVE_ACPI_RESUME=y
|
|||||||
CONFIG_RESUME_PATH_SAME_AS_BOOT=y
|
CONFIG_RESUME_PATH_SAME_AS_BOOT=y
|
||||||
CONFIG_HAVE_MONOTONIC_TIMER=y
|
CONFIG_HAVE_MONOTONIC_TIMER=y
|
||||||
CONFIG_HAVE_OPTION_TABLE=y
|
CONFIG_HAVE_OPTION_TABLE=y
|
||||||
CONFIG_IOAPIC=y
|
|
||||||
CONFIG_USE_WATCHDOG_ON_BOOT=y
|
CONFIG_USE_WATCHDOG_ON_BOOT=y
|
||||||
|
|
||||||
#
|
#
|
||||||
@@ -660,9 +670,11 @@ CONFIG_DECOMPRESS_OFAST=y
|
|||||||
# Boot Logo Configuration
|
# Boot Logo Configuration
|
||||||
#
|
#
|
||||||
# CONFIG_BMP_LOGO is not set
|
# CONFIG_BMP_LOGO is not set
|
||||||
|
CONFIG_PLATFORM_POST_RENDER_DELAY_SEC=5
|
||||||
|
# CONFIG_PLATFORM_HAS_SECONDARY_BOOT_INDICATOR_LOGO is not set
|
||||||
|
# CONFIG_FRAMEBUFFER_SPLASH_TEXT is not set
|
||||||
# end of Boot Logo Configuration
|
# end of Boot Logo Configuration
|
||||||
|
|
||||||
CONFIG_WARNINGS_ARE_ERRORS=y
|
|
||||||
CONFIG_MAX_REBOOT_CNT=3
|
CONFIG_MAX_REBOOT_CNT=3
|
||||||
CONFIG_RELOCATABLE_MODULES=y
|
CONFIG_RELOCATABLE_MODULES=y
|
||||||
CONFIG_GENERIC_GPIO_LIB=y
|
CONFIG_GENERIC_GPIO_LIB=y
|
||||||
|
|||||||
@@ -102,6 +102,7 @@ CONFIG_VENDOR_DELL=y
|
|||||||
# CONFIG_VENDOR_PRODRIVE is not set
|
# CONFIG_VENDOR_PRODRIVE is not set
|
||||||
# CONFIG_VENDOR_PROTECTLI is not set
|
# CONFIG_VENDOR_PROTECTLI is not set
|
||||||
# CONFIG_VENDOR_PURISM is not set
|
# CONFIG_VENDOR_PURISM is not set
|
||||||
|
# CONFIG_VENDOR_QOTOM is not set
|
||||||
# CONFIG_VENDOR_RAPTOR_CS is not set
|
# CONFIG_VENDOR_RAPTOR_CS is not set
|
||||||
# CONFIG_VENDOR_RAZER is not set
|
# CONFIG_VENDOR_RAZER is not set
|
||||||
# CONFIG_VENDOR_RODA is not set
|
# CONFIG_VENDOR_RODA is not set
|
||||||
@@ -159,6 +160,7 @@ CONFIG_TPM_PIRQ=0x0
|
|||||||
# CONFIG_BOARD_DELL_E4300 is not set
|
# CONFIG_BOARD_DELL_E4300 is not set
|
||||||
# CONFIG_BOARD_DELL_E6400 is not set
|
# CONFIG_BOARD_DELL_E6400 is not set
|
||||||
# CONFIG_BOARD_DELL_LATITUDE_E7240 is not set
|
# CONFIG_BOARD_DELL_LATITUDE_E7240 is not set
|
||||||
|
# CONFIG_BOARD_DELL_OPTIPLEX_3040 is not set
|
||||||
# CONFIG_BOARD_DELL_OPTIPLEX_780_MT is not set
|
# CONFIG_BOARD_DELL_OPTIPLEX_780_MT is not set
|
||||||
# CONFIG_BOARD_DELL_OPTIPLEX_780_USFF is not set
|
# CONFIG_BOARD_DELL_OPTIPLEX_780_USFF is not set
|
||||||
# CONFIG_BOARD_DELL_OPTIPLEX_9020_SFF is not set
|
# CONFIG_BOARD_DELL_OPTIPLEX_9020_SFF is not set
|
||||||
@@ -194,6 +196,7 @@ CONFIG_GBE_BIN_PATH="../../../config/ifd/dell9020mt/gbe"
|
|||||||
CONFIG_CONSOLE_CBMEM_BUFFER_SIZE=0x20000
|
CONFIG_CONSOLE_CBMEM_BUFFER_SIZE=0x20000
|
||||||
# CONFIG_ENABLE_DDR_2X_REFRESH is not set
|
# CONFIG_ENABLE_DDR_2X_REFRESH is not set
|
||||||
CONFIG_PCIEXP_AER=y
|
CONFIG_PCIEXP_AER=y
|
||||||
|
# CONFIG_INTEL_OC_MAILBOX_ENABLE_UNDERVOLTING is not set
|
||||||
CONFIG_CARDBUS_PLUGIN_SUPPORT=y
|
CONFIG_CARDBUS_PLUGIN_SUPPORT=y
|
||||||
CONFIG_SPI_FLASH_GIGADEVICE=y
|
CONFIG_SPI_FLASH_GIGADEVICE=y
|
||||||
CONFIG_SPI_FLASH_STMICRO=y
|
CONFIG_SPI_FLASH_STMICRO=y
|
||||||
@@ -208,7 +211,9 @@ CONFIG_GFX_GMA_PANEL_1_ON_EDP=y
|
|||||||
CONFIG_DRIVERS_UART_8250IO=y
|
CONFIG_DRIVERS_UART_8250IO=y
|
||||||
CONFIG_PC_CMOS_BASE_PORT_BANK1=0x72
|
CONFIG_PC_CMOS_BASE_PORT_BANK1=0x72
|
||||||
CONFIG_HEAP_SIZE=0x100000
|
CONFIG_HEAP_SIZE=0x100000
|
||||||
|
# CONFIG_BOOTMEDIA_SMM_BWP is not set
|
||||||
# CONFIG_DRIVERS_EFI_FW_INFO is not set
|
# CONFIG_DRIVERS_EFI_FW_INFO is not set
|
||||||
|
# CONFIG_TCG_OPAL_S3_UNLOCK is not set
|
||||||
# CONFIG_TPM_MEASURED_BOOT is not set
|
# CONFIG_TPM_MEASURED_BOOT is not set
|
||||||
CONFIG_BOARD_ROMSIZE_KB_12288=y
|
CONFIG_BOARD_ROMSIZE_KB_12288=y
|
||||||
# CONFIG_COREBOOT_ROMSIZE_KB_256 is not set
|
# CONFIG_COREBOOT_ROMSIZE_KB_256 is not set
|
||||||
@@ -264,11 +269,6 @@ CONFIG_INTEL_GMA_BCLM_WIDTH=16
|
|||||||
CONFIG_BOOTBLOCK_IN_CBFS=y
|
CONFIG_BOOTBLOCK_IN_CBFS=y
|
||||||
CONFIG_DCACHE_RAM_MRC_VAR_SIZE=0x0
|
CONFIG_DCACHE_RAM_MRC_VAR_SIZE=0x0
|
||||||
CONFIG_HPET_MIN_TICKS=0x80
|
CONFIG_HPET_MIN_TICKS=0x80
|
||||||
CONFIG_FIXED_MCHBAR_MMIO_BASE=0xfed10000
|
|
||||||
CONFIG_FIXED_DMIBAR_MMIO_BASE=0xfed18000
|
|
||||||
CONFIG_FIXED_EPBAR_MMIO_BASE=0xfed19000
|
|
||||||
CONFIG_PCIEXP_COMMON_CLOCK=y
|
|
||||||
CONFIG_DISABLE_ME_PCI=y
|
|
||||||
CONFIG_CPU_INTEL_NUM_FIT_ENTRIES=6
|
CONFIG_CPU_INTEL_NUM_FIT_ENTRIES=6
|
||||||
CONFIG_SOC_PHYSICAL_ADDRESS_WIDTH=0
|
CONFIG_SOC_PHYSICAL_ADDRESS_WIDTH=0
|
||||||
CONFIG_RAMSTAGE_CBFS_CACHE_SIZE=0x4000
|
CONFIG_RAMSTAGE_CBFS_CACHE_SIZE=0x4000
|
||||||
@@ -299,6 +299,7 @@ CONFIG_TSC_MONOTONIC_TIMER=y
|
|||||||
CONFIG_TSC_SYNC_MFENCE=y
|
CONFIG_TSC_SYNC_MFENCE=y
|
||||||
CONFIG_HAVE_SMI_HANDLER=y
|
CONFIG_HAVE_SMI_HANDLER=y
|
||||||
CONFIG_SMM_TSEG=y
|
CONFIG_SMM_TSEG=y
|
||||||
|
CONFIG_SMM_OPAL_S3_STATE_SMRAM_SIZE=0x0
|
||||||
CONFIG_SMM_PCI_RESOURCE_STORE_NUM_SLOTS=8
|
CONFIG_SMM_PCI_RESOURCE_STORE_NUM_SLOTS=8
|
||||||
CONFIG_AP_STACK_SIZE=0x800
|
CONFIG_AP_STACK_SIZE=0x800
|
||||||
CONFIG_SMP=y
|
CONFIG_SMP=y
|
||||||
@@ -314,6 +315,9 @@ CONFIG_CPU_MICROCODE_CBFS_DEFAULT_BINS=y
|
|||||||
#
|
#
|
||||||
# Northbridge
|
# Northbridge
|
||||||
#
|
#
|
||||||
|
CONFIG_FIXED_MCHBAR_MMIO_BASE=0xfed10000
|
||||||
|
CONFIG_FIXED_DMIBAR_MMIO_BASE=0xfed18000
|
||||||
|
CONFIG_FIXED_EPBAR_MMIO_BASE=0xfed19000
|
||||||
CONFIG_NORTHBRIDGE_INTEL_HASWELL=y
|
CONFIG_NORTHBRIDGE_INTEL_HASWELL=y
|
||||||
CONFIG_USE_NATIVE_RAMINIT=y
|
CONFIG_USE_NATIVE_RAMINIT=y
|
||||||
|
|
||||||
@@ -324,6 +328,8 @@ CONFIG_USE_NATIVE_RAMINIT=y
|
|||||||
CONFIG_INTEL_DESCRIPTOR_MODE_REQUIRED=y
|
CONFIG_INTEL_DESCRIPTOR_MODE_REQUIRED=y
|
||||||
CONFIG_SOUTHBRIDGE_INTEL_LYNXPOINT=y
|
CONFIG_SOUTHBRIDGE_INTEL_LYNXPOINT=y
|
||||||
CONFIG_FINALIZE_USB_ROUTE_XHCI=y
|
CONFIG_FINALIZE_USB_ROUTE_XHCI=y
|
||||||
|
CONFIG_DISABLE_ME_PCI=y
|
||||||
|
CONFIG_PCIEXP_COMMON_CLOCK=y
|
||||||
CONFIG_SOUTHBRIDGE_INTEL_COMMON_RESET=y
|
CONFIG_SOUTHBRIDGE_INTEL_COMMON_RESET=y
|
||||||
CONFIG_SOUTHBRIDGE_INTEL_COMMON_RTC=y
|
CONFIG_SOUTHBRIDGE_INTEL_COMMON_RTC=y
|
||||||
CONFIG_SOUTHBRIDGE_INTEL_COMMON_PMCLIB=y
|
CONFIG_SOUTHBRIDGE_INTEL_COMMON_PMCLIB=y
|
||||||
@@ -375,6 +381,7 @@ CONFIG_ARCH_VERSTAGE_X86_32=y
|
|||||||
CONFIG_ARCH_ROMSTAGE_X86_32=y
|
CONFIG_ARCH_ROMSTAGE_X86_32=y
|
||||||
CONFIG_ARCH_POSTCAR_X86_32=y
|
CONFIG_ARCH_POSTCAR_X86_32=y
|
||||||
CONFIG_ARCH_RAMSTAGE_X86_32=y
|
CONFIG_ARCH_RAMSTAGE_X86_32=y
|
||||||
|
CONFIG_ARCH_SMM_X86_32=y
|
||||||
CONFIG_ARCH_ALL_STAGES_X86_32=y
|
CONFIG_ARCH_ALL_STAGES_X86_32=y
|
||||||
CONFIG_RESERVED_PHYSICAL_ADDRESS_BITS_SUPPORT=y
|
CONFIG_RESERVED_PHYSICAL_ADDRESS_BITS_SUPPORT=y
|
||||||
CONFIG_X86_TOP4G_BOOTMEDIA_MAP=y
|
CONFIG_X86_TOP4G_BOOTMEDIA_MAP=y
|
||||||
@@ -393,6 +400,7 @@ CONFIG_X86_BOOTBLOCK_EXTRA_PROGRAM_SZ=0
|
|||||||
CONFIG_DEFAULT_EBDA_LOWMEM=0x100000
|
CONFIG_DEFAULT_EBDA_LOWMEM=0x100000
|
||||||
CONFIG_DEFAULT_EBDA_SEGMENT=0xF600
|
CONFIG_DEFAULT_EBDA_SEGMENT=0xF600
|
||||||
CONFIG_DEFAULT_EBDA_SIZE=0x400
|
CONFIG_DEFAULT_EBDA_SIZE=0x400
|
||||||
|
CONFIG_IOAPIC=y
|
||||||
# end of Chipset
|
# end of Chipset
|
||||||
|
|
||||||
#
|
#
|
||||||
@@ -478,7 +486,6 @@ CONFIG_HAVE_USBDEBUG_OPTIONS=y
|
|||||||
# CONFIG_DRIVERS_GENESYSLOGIC_GL9755 is not set
|
# CONFIG_DRIVERS_GENESYSLOGIC_GL9755 is not set
|
||||||
# CONFIG_DRIVERS_GENESYSLOGIC_GL9763E is not set
|
# CONFIG_DRIVERS_GENESYSLOGIC_GL9763E is not set
|
||||||
# CONFIG_DRIVERS_I2C_MAX98396 is not set
|
# CONFIG_DRIVERS_I2C_MAX98396 is not set
|
||||||
CONFIG_INTEL_DDI=y
|
|
||||||
CONFIG_INTEL_INT15=y
|
CONFIG_INTEL_INT15=y
|
||||||
CONFIG_INTEL_GMA_ACPI=y
|
CONFIG_INTEL_GMA_ACPI=y
|
||||||
CONFIG_VBT_CBFS_COMPRESSION_LZMA=y
|
CONFIG_VBT_CBFS_COMPRESSION_LZMA=y
|
||||||
@@ -491,6 +498,8 @@ CONFIG_GFX_GMA_GENERATION="Haswell"
|
|||||||
CONFIG_GFX_GMA_PCH="Lynx_Point"
|
CONFIG_GFX_GMA_PCH="Lynx_Point"
|
||||||
CONFIG_GFX_GMA_PANEL_2_PORT="Disabled"
|
CONFIG_GFX_GMA_PANEL_2_PORT="Disabled"
|
||||||
CONFIG_GFX_GMA_ANALOG_I2C_PORT="PCH_DAC"
|
CONFIG_GFX_GMA_ANALOG_I2C_PORT="PCH_DAC"
|
||||||
|
CONFIG_DRIVERS_INTEL_OC_MAILBOX=y
|
||||||
|
CONFIG_HAS_DIGITAL_IO_POWER_DOMAIN=y
|
||||||
# CONFIG_DRIVERS_NXP_UWB_SR1XX is not set
|
# CONFIG_DRIVERS_NXP_UWB_SR1XX is not set
|
||||||
# CONFIG_DRIVERS_PS2_KEYBOARD is not set
|
# CONFIG_DRIVERS_PS2_KEYBOARD is not set
|
||||||
CONFIG_DRIVERS_MC146818=y
|
CONFIG_DRIVERS_MC146818=y
|
||||||
@@ -534,6 +543,11 @@ CONFIG_PCR_FW_VER=10
|
|||||||
CONFIG_PCR_RUNTIME_DATA=3
|
CONFIG_PCR_RUNTIME_DATA=3
|
||||||
# end of Trusted Platform Module
|
# end of Trusted Platform Module
|
||||||
|
|
||||||
|
#
|
||||||
|
# TCG storage
|
||||||
|
#
|
||||||
|
# end of TCG storage
|
||||||
|
|
||||||
#
|
#
|
||||||
# Memory initialization
|
# Memory initialization
|
||||||
#
|
#
|
||||||
@@ -547,7 +561,6 @@ CONFIG_SECURITY_CLEAR_DRAM_ON_REGULAR_BOOT=y
|
|||||||
CONFIG_BOOTMEDIA_LOCK_NONE=y
|
CONFIG_BOOTMEDIA_LOCK_NONE=y
|
||||||
# CONFIG_BOOTMEDIA_LOCK_CONTROLLER is not set
|
# CONFIG_BOOTMEDIA_LOCK_CONTROLLER is not set
|
||||||
# CONFIG_BOOTMEDIA_LOCK_CHIP is not set
|
# CONFIG_BOOTMEDIA_LOCK_CHIP is not set
|
||||||
# CONFIG_BOOTMEDIA_SMM_BWP is not set
|
|
||||||
# end of Security
|
# end of Security
|
||||||
|
|
||||||
CONFIG_ACPI_HAVE_PCAT_8259=y
|
CONFIG_ACPI_HAVE_PCAT_8259=y
|
||||||
@@ -616,7 +629,6 @@ CONFIG_HAVE_ACPI_RESUME=y
|
|||||||
CONFIG_RESUME_PATH_SAME_AS_BOOT=y
|
CONFIG_RESUME_PATH_SAME_AS_BOOT=y
|
||||||
CONFIG_HAVE_MONOTONIC_TIMER=y
|
CONFIG_HAVE_MONOTONIC_TIMER=y
|
||||||
CONFIG_HAVE_OPTION_TABLE=y
|
CONFIG_HAVE_OPTION_TABLE=y
|
||||||
CONFIG_IOAPIC=y
|
|
||||||
CONFIG_USE_WATCHDOG_ON_BOOT=y
|
CONFIG_USE_WATCHDOG_ON_BOOT=y
|
||||||
|
|
||||||
#
|
#
|
||||||
@@ -680,9 +692,11 @@ CONFIG_DECOMPRESS_OFAST=y
|
|||||||
# Boot Logo Configuration
|
# Boot Logo Configuration
|
||||||
#
|
#
|
||||||
# CONFIG_BMP_LOGO is not set
|
# CONFIG_BMP_LOGO is not set
|
||||||
|
CONFIG_PLATFORM_POST_RENDER_DELAY_SEC=5
|
||||||
|
# CONFIG_PLATFORM_HAS_SECONDARY_BOOT_INDICATOR_LOGO is not set
|
||||||
|
# CONFIG_FRAMEBUFFER_SPLASH_TEXT is not set
|
||||||
# end of Boot Logo Configuration
|
# end of Boot Logo Configuration
|
||||||
|
|
||||||
CONFIG_WARNINGS_ARE_ERRORS=y
|
|
||||||
CONFIG_MAX_REBOOT_CNT=3
|
CONFIG_MAX_REBOOT_CNT=3
|
||||||
CONFIG_RELOCATABLE_MODULES=y
|
CONFIG_RELOCATABLE_MODULES=y
|
||||||
CONFIG_GENERIC_GPIO_LIB=y
|
CONFIG_GENERIC_GPIO_LIB=y
|
||||||
|
|||||||
@@ -102,6 +102,7 @@ CONFIG_VENDOR_DELL=y
|
|||||||
# CONFIG_VENDOR_PRODRIVE is not set
|
# CONFIG_VENDOR_PRODRIVE is not set
|
||||||
# CONFIG_VENDOR_PROTECTLI is not set
|
# CONFIG_VENDOR_PROTECTLI is not set
|
||||||
# CONFIG_VENDOR_PURISM is not set
|
# CONFIG_VENDOR_PURISM is not set
|
||||||
|
# CONFIG_VENDOR_QOTOM is not set
|
||||||
# CONFIG_VENDOR_RAPTOR_CS is not set
|
# CONFIG_VENDOR_RAPTOR_CS is not set
|
||||||
# CONFIG_VENDOR_RAZER is not set
|
# CONFIG_VENDOR_RAZER is not set
|
||||||
# CONFIG_VENDOR_RODA is not set
|
# CONFIG_VENDOR_RODA is not set
|
||||||
@@ -157,6 +158,7 @@ CONFIG_TPM_PIRQ=0x0
|
|||||||
# CONFIG_BOARD_DELL_E4300 is not set
|
# CONFIG_BOARD_DELL_E4300 is not set
|
||||||
# CONFIG_BOARD_DELL_E6400 is not set
|
# CONFIG_BOARD_DELL_E6400 is not set
|
||||||
# CONFIG_BOARD_DELL_LATITUDE_E7240 is not set
|
# CONFIG_BOARD_DELL_LATITUDE_E7240 is not set
|
||||||
|
# CONFIG_BOARD_DELL_OPTIPLEX_3040 is not set
|
||||||
# CONFIG_BOARD_DELL_OPTIPLEX_780_MT is not set
|
# CONFIG_BOARD_DELL_OPTIPLEX_780_MT is not set
|
||||||
# CONFIG_BOARD_DELL_OPTIPLEX_780_USFF is not set
|
# CONFIG_BOARD_DELL_OPTIPLEX_780_USFF is not set
|
||||||
# CONFIG_BOARD_DELL_OPTIPLEX_9020_SFF is not set
|
# CONFIG_BOARD_DELL_OPTIPLEX_9020_SFF is not set
|
||||||
@@ -192,6 +194,7 @@ CONFIG_GBE_BIN_PATH="../../../config/ifd/dell9020mt/gbe"
|
|||||||
CONFIG_CONSOLE_CBMEM_BUFFER_SIZE=0x20000
|
CONFIG_CONSOLE_CBMEM_BUFFER_SIZE=0x20000
|
||||||
# CONFIG_ENABLE_DDR_2X_REFRESH is not set
|
# CONFIG_ENABLE_DDR_2X_REFRESH is not set
|
||||||
CONFIG_PCIEXP_AER=y
|
CONFIG_PCIEXP_AER=y
|
||||||
|
# CONFIG_INTEL_OC_MAILBOX_ENABLE_UNDERVOLTING is not set
|
||||||
CONFIG_CARDBUS_PLUGIN_SUPPORT=y
|
CONFIG_CARDBUS_PLUGIN_SUPPORT=y
|
||||||
CONFIG_SPI_FLASH_GIGADEVICE=y
|
CONFIG_SPI_FLASH_GIGADEVICE=y
|
||||||
CONFIG_SPI_FLASH_STMICRO=y
|
CONFIG_SPI_FLASH_STMICRO=y
|
||||||
@@ -206,7 +209,9 @@ CONFIG_GFX_GMA_PANEL_1_ON_EDP=y
|
|||||||
CONFIG_DRIVERS_UART_8250IO=y
|
CONFIG_DRIVERS_UART_8250IO=y
|
||||||
CONFIG_PC_CMOS_BASE_PORT_BANK1=0x72
|
CONFIG_PC_CMOS_BASE_PORT_BANK1=0x72
|
||||||
CONFIG_HEAP_SIZE=0x100000
|
CONFIG_HEAP_SIZE=0x100000
|
||||||
|
# CONFIG_BOOTMEDIA_SMM_BWP is not set
|
||||||
# CONFIG_DRIVERS_EFI_FW_INFO is not set
|
# CONFIG_DRIVERS_EFI_FW_INFO is not set
|
||||||
|
# CONFIG_TCG_OPAL_S3_UNLOCK is not set
|
||||||
# CONFIG_TPM_MEASURED_BOOT is not set
|
# CONFIG_TPM_MEASURED_BOOT is not set
|
||||||
CONFIG_BOARD_ROMSIZE_KB_12288=y
|
CONFIG_BOARD_ROMSIZE_KB_12288=y
|
||||||
# CONFIG_COREBOOT_ROMSIZE_KB_256 is not set
|
# CONFIG_COREBOOT_ROMSIZE_KB_256 is not set
|
||||||
@@ -262,11 +267,6 @@ CONFIG_INTEL_GMA_BCLM_WIDTH=16
|
|||||||
CONFIG_BOOTBLOCK_IN_CBFS=y
|
CONFIG_BOOTBLOCK_IN_CBFS=y
|
||||||
CONFIG_DCACHE_RAM_MRC_VAR_SIZE=0x0
|
CONFIG_DCACHE_RAM_MRC_VAR_SIZE=0x0
|
||||||
CONFIG_HPET_MIN_TICKS=0x80
|
CONFIG_HPET_MIN_TICKS=0x80
|
||||||
CONFIG_FIXED_MCHBAR_MMIO_BASE=0xfed10000
|
|
||||||
CONFIG_FIXED_DMIBAR_MMIO_BASE=0xfed18000
|
|
||||||
CONFIG_FIXED_EPBAR_MMIO_BASE=0xfed19000
|
|
||||||
CONFIG_PCIEXP_COMMON_CLOCK=y
|
|
||||||
CONFIG_DISABLE_ME_PCI=y
|
|
||||||
CONFIG_CPU_INTEL_NUM_FIT_ENTRIES=6
|
CONFIG_CPU_INTEL_NUM_FIT_ENTRIES=6
|
||||||
CONFIG_SOC_PHYSICAL_ADDRESS_WIDTH=0
|
CONFIG_SOC_PHYSICAL_ADDRESS_WIDTH=0
|
||||||
CONFIG_RAMSTAGE_CBFS_CACHE_SIZE=0x4000
|
CONFIG_RAMSTAGE_CBFS_CACHE_SIZE=0x4000
|
||||||
@@ -297,6 +297,7 @@ CONFIG_TSC_MONOTONIC_TIMER=y
|
|||||||
CONFIG_TSC_SYNC_MFENCE=y
|
CONFIG_TSC_SYNC_MFENCE=y
|
||||||
CONFIG_HAVE_SMI_HANDLER=y
|
CONFIG_HAVE_SMI_HANDLER=y
|
||||||
CONFIG_SMM_TSEG=y
|
CONFIG_SMM_TSEG=y
|
||||||
|
CONFIG_SMM_OPAL_S3_STATE_SMRAM_SIZE=0x0
|
||||||
CONFIG_SMM_PCI_RESOURCE_STORE_NUM_SLOTS=8
|
CONFIG_SMM_PCI_RESOURCE_STORE_NUM_SLOTS=8
|
||||||
CONFIG_AP_STACK_SIZE=0x800
|
CONFIG_AP_STACK_SIZE=0x800
|
||||||
CONFIG_SMP=y
|
CONFIG_SMP=y
|
||||||
@@ -312,6 +313,9 @@ CONFIG_CPU_MICROCODE_CBFS_DEFAULT_BINS=y
|
|||||||
#
|
#
|
||||||
# Northbridge
|
# Northbridge
|
||||||
#
|
#
|
||||||
|
CONFIG_FIXED_MCHBAR_MMIO_BASE=0xfed10000
|
||||||
|
CONFIG_FIXED_DMIBAR_MMIO_BASE=0xfed18000
|
||||||
|
CONFIG_FIXED_EPBAR_MMIO_BASE=0xfed19000
|
||||||
CONFIG_NORTHBRIDGE_INTEL_HASWELL=y
|
CONFIG_NORTHBRIDGE_INTEL_HASWELL=y
|
||||||
CONFIG_USE_NATIVE_RAMINIT=y
|
CONFIG_USE_NATIVE_RAMINIT=y
|
||||||
|
|
||||||
@@ -322,6 +326,8 @@ CONFIG_USE_NATIVE_RAMINIT=y
|
|||||||
CONFIG_INTEL_DESCRIPTOR_MODE_REQUIRED=y
|
CONFIG_INTEL_DESCRIPTOR_MODE_REQUIRED=y
|
||||||
CONFIG_SOUTHBRIDGE_INTEL_LYNXPOINT=y
|
CONFIG_SOUTHBRIDGE_INTEL_LYNXPOINT=y
|
||||||
CONFIG_FINALIZE_USB_ROUTE_XHCI=y
|
CONFIG_FINALIZE_USB_ROUTE_XHCI=y
|
||||||
|
CONFIG_DISABLE_ME_PCI=y
|
||||||
|
CONFIG_PCIEXP_COMMON_CLOCK=y
|
||||||
CONFIG_SOUTHBRIDGE_INTEL_COMMON_RESET=y
|
CONFIG_SOUTHBRIDGE_INTEL_COMMON_RESET=y
|
||||||
CONFIG_SOUTHBRIDGE_INTEL_COMMON_RTC=y
|
CONFIG_SOUTHBRIDGE_INTEL_COMMON_RTC=y
|
||||||
CONFIG_SOUTHBRIDGE_INTEL_COMMON_PMCLIB=y
|
CONFIG_SOUTHBRIDGE_INTEL_COMMON_PMCLIB=y
|
||||||
@@ -373,6 +379,7 @@ CONFIG_ARCH_VERSTAGE_X86_32=y
|
|||||||
CONFIG_ARCH_ROMSTAGE_X86_32=y
|
CONFIG_ARCH_ROMSTAGE_X86_32=y
|
||||||
CONFIG_ARCH_POSTCAR_X86_32=y
|
CONFIG_ARCH_POSTCAR_X86_32=y
|
||||||
CONFIG_ARCH_RAMSTAGE_X86_32=y
|
CONFIG_ARCH_RAMSTAGE_X86_32=y
|
||||||
|
CONFIG_ARCH_SMM_X86_32=y
|
||||||
CONFIG_ARCH_ALL_STAGES_X86_32=y
|
CONFIG_ARCH_ALL_STAGES_X86_32=y
|
||||||
CONFIG_RESERVED_PHYSICAL_ADDRESS_BITS_SUPPORT=y
|
CONFIG_RESERVED_PHYSICAL_ADDRESS_BITS_SUPPORT=y
|
||||||
CONFIG_X86_TOP4G_BOOTMEDIA_MAP=y
|
CONFIG_X86_TOP4G_BOOTMEDIA_MAP=y
|
||||||
@@ -391,6 +398,7 @@ CONFIG_X86_BOOTBLOCK_EXTRA_PROGRAM_SZ=0
|
|||||||
CONFIG_DEFAULT_EBDA_LOWMEM=0x100000
|
CONFIG_DEFAULT_EBDA_LOWMEM=0x100000
|
||||||
CONFIG_DEFAULT_EBDA_SEGMENT=0xF600
|
CONFIG_DEFAULT_EBDA_SEGMENT=0xF600
|
||||||
CONFIG_DEFAULT_EBDA_SIZE=0x400
|
CONFIG_DEFAULT_EBDA_SIZE=0x400
|
||||||
|
CONFIG_IOAPIC=y
|
||||||
# end of Chipset
|
# end of Chipset
|
||||||
|
|
||||||
#
|
#
|
||||||
@@ -474,7 +482,6 @@ CONFIG_HAVE_USBDEBUG_OPTIONS=y
|
|||||||
# CONFIG_DRIVERS_GENESYSLOGIC_GL9755 is not set
|
# CONFIG_DRIVERS_GENESYSLOGIC_GL9755 is not set
|
||||||
# CONFIG_DRIVERS_GENESYSLOGIC_GL9763E is not set
|
# CONFIG_DRIVERS_GENESYSLOGIC_GL9763E is not set
|
||||||
# CONFIG_DRIVERS_I2C_MAX98396 is not set
|
# CONFIG_DRIVERS_I2C_MAX98396 is not set
|
||||||
CONFIG_INTEL_DDI=y
|
|
||||||
CONFIG_INTEL_INT15=y
|
CONFIG_INTEL_INT15=y
|
||||||
CONFIG_INTEL_GMA_ACPI=y
|
CONFIG_INTEL_GMA_ACPI=y
|
||||||
CONFIG_VBT_CBFS_COMPRESSION_LZMA=y
|
CONFIG_VBT_CBFS_COMPRESSION_LZMA=y
|
||||||
@@ -487,6 +494,8 @@ CONFIG_GFX_GMA_GENERATION="Haswell"
|
|||||||
CONFIG_GFX_GMA_PCH="Lynx_Point"
|
CONFIG_GFX_GMA_PCH="Lynx_Point"
|
||||||
CONFIG_GFX_GMA_PANEL_2_PORT="Disabled"
|
CONFIG_GFX_GMA_PANEL_2_PORT="Disabled"
|
||||||
CONFIG_GFX_GMA_ANALOG_I2C_PORT="PCH_DAC"
|
CONFIG_GFX_GMA_ANALOG_I2C_PORT="PCH_DAC"
|
||||||
|
CONFIG_DRIVERS_INTEL_OC_MAILBOX=y
|
||||||
|
CONFIG_HAS_DIGITAL_IO_POWER_DOMAIN=y
|
||||||
# CONFIG_DRIVERS_NXP_UWB_SR1XX is not set
|
# CONFIG_DRIVERS_NXP_UWB_SR1XX is not set
|
||||||
# CONFIG_DRIVERS_PS2_KEYBOARD is not set
|
# CONFIG_DRIVERS_PS2_KEYBOARD is not set
|
||||||
CONFIG_DRIVERS_MC146818=y
|
CONFIG_DRIVERS_MC146818=y
|
||||||
@@ -531,6 +540,11 @@ CONFIG_PCR_FW_VER=10
|
|||||||
CONFIG_PCR_RUNTIME_DATA=3
|
CONFIG_PCR_RUNTIME_DATA=3
|
||||||
# end of Trusted Platform Module
|
# end of Trusted Platform Module
|
||||||
|
|
||||||
|
#
|
||||||
|
# TCG storage
|
||||||
|
#
|
||||||
|
# end of TCG storage
|
||||||
|
|
||||||
#
|
#
|
||||||
# Memory initialization
|
# Memory initialization
|
||||||
#
|
#
|
||||||
@@ -544,7 +558,6 @@ CONFIG_SECURITY_CLEAR_DRAM_ON_REGULAR_BOOT=y
|
|||||||
CONFIG_BOOTMEDIA_LOCK_NONE=y
|
CONFIG_BOOTMEDIA_LOCK_NONE=y
|
||||||
# CONFIG_BOOTMEDIA_LOCK_CONTROLLER is not set
|
# CONFIG_BOOTMEDIA_LOCK_CONTROLLER is not set
|
||||||
# CONFIG_BOOTMEDIA_LOCK_CHIP is not set
|
# CONFIG_BOOTMEDIA_LOCK_CHIP is not set
|
||||||
# CONFIG_BOOTMEDIA_SMM_BWP is not set
|
|
||||||
# end of Security
|
# end of Security
|
||||||
|
|
||||||
CONFIG_ACPI_HAVE_PCAT_8259=y
|
CONFIG_ACPI_HAVE_PCAT_8259=y
|
||||||
@@ -613,7 +626,6 @@ CONFIG_HAVE_ACPI_RESUME=y
|
|||||||
CONFIG_RESUME_PATH_SAME_AS_BOOT=y
|
CONFIG_RESUME_PATH_SAME_AS_BOOT=y
|
||||||
CONFIG_HAVE_MONOTONIC_TIMER=y
|
CONFIG_HAVE_MONOTONIC_TIMER=y
|
||||||
CONFIG_HAVE_OPTION_TABLE=y
|
CONFIG_HAVE_OPTION_TABLE=y
|
||||||
CONFIG_IOAPIC=y
|
|
||||||
CONFIG_USE_WATCHDOG_ON_BOOT=y
|
CONFIG_USE_WATCHDOG_ON_BOOT=y
|
||||||
|
|
||||||
#
|
#
|
||||||
@@ -677,9 +689,11 @@ CONFIG_DECOMPRESS_OFAST=y
|
|||||||
# Boot Logo Configuration
|
# Boot Logo Configuration
|
||||||
#
|
#
|
||||||
# CONFIG_BMP_LOGO is not set
|
# CONFIG_BMP_LOGO is not set
|
||||||
|
CONFIG_PLATFORM_POST_RENDER_DELAY_SEC=5
|
||||||
|
# CONFIG_PLATFORM_HAS_SECONDARY_BOOT_INDICATOR_LOGO is not set
|
||||||
|
# CONFIG_FRAMEBUFFER_SPLASH_TEXT is not set
|
||||||
# end of Boot Logo Configuration
|
# end of Boot Logo Configuration
|
||||||
|
|
||||||
CONFIG_WARNINGS_ARE_ERRORS=y
|
|
||||||
CONFIG_MAX_REBOOT_CNT=3
|
CONFIG_MAX_REBOOT_CNT=3
|
||||||
CONFIG_RELOCATABLE_MODULES=y
|
CONFIG_RELOCATABLE_MODULES=y
|
||||||
CONFIG_GENERIC_GPIO_LIB=y
|
CONFIG_GENERIC_GPIO_LIB=y
|
||||||
|
|||||||
@@ -102,6 +102,7 @@ CONFIG_VENDOR_DELL=y
|
|||||||
# CONFIG_VENDOR_PRODRIVE is not set
|
# CONFIG_VENDOR_PRODRIVE is not set
|
||||||
# CONFIG_VENDOR_PROTECTLI is not set
|
# CONFIG_VENDOR_PROTECTLI is not set
|
||||||
# CONFIG_VENDOR_PURISM is not set
|
# CONFIG_VENDOR_PURISM is not set
|
||||||
|
# CONFIG_VENDOR_QOTOM is not set
|
||||||
# CONFIG_VENDOR_RAPTOR_CS is not set
|
# CONFIG_VENDOR_RAPTOR_CS is not set
|
||||||
# CONFIG_VENDOR_RAZER is not set
|
# CONFIG_VENDOR_RAZER is not set
|
||||||
# CONFIG_VENDOR_RODA is not set
|
# CONFIG_VENDOR_RODA is not set
|
||||||
@@ -159,6 +160,7 @@ CONFIG_TPM_PIRQ=0x0
|
|||||||
# CONFIG_BOARD_DELL_E4300 is not set
|
# CONFIG_BOARD_DELL_E4300 is not set
|
||||||
# CONFIG_BOARD_DELL_E6400 is not set
|
# CONFIG_BOARD_DELL_E6400 is not set
|
||||||
# CONFIG_BOARD_DELL_LATITUDE_E7240 is not set
|
# CONFIG_BOARD_DELL_LATITUDE_E7240 is not set
|
||||||
|
# CONFIG_BOARD_DELL_OPTIPLEX_3040 is not set
|
||||||
# CONFIG_BOARD_DELL_OPTIPLEX_780_MT is not set
|
# CONFIG_BOARD_DELL_OPTIPLEX_780_MT is not set
|
||||||
# CONFIG_BOARD_DELL_OPTIPLEX_780_USFF is not set
|
# CONFIG_BOARD_DELL_OPTIPLEX_780_USFF is not set
|
||||||
CONFIG_BOARD_DELL_OPTIPLEX_9020_SFF=y
|
CONFIG_BOARD_DELL_OPTIPLEX_9020_SFF=y
|
||||||
@@ -194,6 +196,7 @@ CONFIG_GBE_BIN_PATH="../../../config/ifd/dell9020mt/gbe"
|
|||||||
CONFIG_CONSOLE_CBMEM_BUFFER_SIZE=0x20000
|
CONFIG_CONSOLE_CBMEM_BUFFER_SIZE=0x20000
|
||||||
# CONFIG_ENABLE_DDR_2X_REFRESH is not set
|
# CONFIG_ENABLE_DDR_2X_REFRESH is not set
|
||||||
CONFIG_PCIEXP_AER=y
|
CONFIG_PCIEXP_AER=y
|
||||||
|
# CONFIG_INTEL_OC_MAILBOX_ENABLE_UNDERVOLTING is not set
|
||||||
CONFIG_CARDBUS_PLUGIN_SUPPORT=y
|
CONFIG_CARDBUS_PLUGIN_SUPPORT=y
|
||||||
CONFIG_SPI_FLASH_GIGADEVICE=y
|
CONFIG_SPI_FLASH_GIGADEVICE=y
|
||||||
CONFIG_SPI_FLASH_STMICRO=y
|
CONFIG_SPI_FLASH_STMICRO=y
|
||||||
@@ -208,7 +211,9 @@ CONFIG_GFX_GMA_PANEL_1_ON_EDP=y
|
|||||||
CONFIG_DRIVERS_UART_8250IO=y
|
CONFIG_DRIVERS_UART_8250IO=y
|
||||||
CONFIG_PC_CMOS_BASE_PORT_BANK1=0x72
|
CONFIG_PC_CMOS_BASE_PORT_BANK1=0x72
|
||||||
CONFIG_HEAP_SIZE=0x100000
|
CONFIG_HEAP_SIZE=0x100000
|
||||||
|
# CONFIG_BOOTMEDIA_SMM_BWP is not set
|
||||||
# CONFIG_DRIVERS_EFI_FW_INFO is not set
|
# CONFIG_DRIVERS_EFI_FW_INFO is not set
|
||||||
|
# CONFIG_TCG_OPAL_S3_UNLOCK is not set
|
||||||
# CONFIG_TPM_MEASURED_BOOT is not set
|
# CONFIG_TPM_MEASURED_BOOT is not set
|
||||||
CONFIG_BOARD_ROMSIZE_KB_12288=y
|
CONFIG_BOARD_ROMSIZE_KB_12288=y
|
||||||
# CONFIG_COREBOOT_ROMSIZE_KB_256 is not set
|
# CONFIG_COREBOOT_ROMSIZE_KB_256 is not set
|
||||||
@@ -264,11 +269,6 @@ CONFIG_INTEL_GMA_BCLM_WIDTH=16
|
|||||||
CONFIG_BOOTBLOCK_IN_CBFS=y
|
CONFIG_BOOTBLOCK_IN_CBFS=y
|
||||||
CONFIG_DCACHE_RAM_MRC_VAR_SIZE=0x0
|
CONFIG_DCACHE_RAM_MRC_VAR_SIZE=0x0
|
||||||
CONFIG_HPET_MIN_TICKS=0x80
|
CONFIG_HPET_MIN_TICKS=0x80
|
||||||
CONFIG_FIXED_MCHBAR_MMIO_BASE=0xfed10000
|
|
||||||
CONFIG_FIXED_DMIBAR_MMIO_BASE=0xfed18000
|
|
||||||
CONFIG_FIXED_EPBAR_MMIO_BASE=0xfed19000
|
|
||||||
CONFIG_PCIEXP_COMMON_CLOCK=y
|
|
||||||
CONFIG_DISABLE_ME_PCI=y
|
|
||||||
CONFIG_CPU_INTEL_NUM_FIT_ENTRIES=6
|
CONFIG_CPU_INTEL_NUM_FIT_ENTRIES=6
|
||||||
CONFIG_SOC_PHYSICAL_ADDRESS_WIDTH=0
|
CONFIG_SOC_PHYSICAL_ADDRESS_WIDTH=0
|
||||||
CONFIG_RAMSTAGE_CBFS_CACHE_SIZE=0x4000
|
CONFIG_RAMSTAGE_CBFS_CACHE_SIZE=0x4000
|
||||||
@@ -299,6 +299,7 @@ CONFIG_TSC_MONOTONIC_TIMER=y
|
|||||||
CONFIG_TSC_SYNC_MFENCE=y
|
CONFIG_TSC_SYNC_MFENCE=y
|
||||||
CONFIG_HAVE_SMI_HANDLER=y
|
CONFIG_HAVE_SMI_HANDLER=y
|
||||||
CONFIG_SMM_TSEG=y
|
CONFIG_SMM_TSEG=y
|
||||||
|
CONFIG_SMM_OPAL_S3_STATE_SMRAM_SIZE=0x0
|
||||||
CONFIG_SMM_PCI_RESOURCE_STORE_NUM_SLOTS=8
|
CONFIG_SMM_PCI_RESOURCE_STORE_NUM_SLOTS=8
|
||||||
CONFIG_AP_STACK_SIZE=0x800
|
CONFIG_AP_STACK_SIZE=0x800
|
||||||
CONFIG_SMP=y
|
CONFIG_SMP=y
|
||||||
@@ -314,6 +315,9 @@ CONFIG_CPU_MICROCODE_CBFS_DEFAULT_BINS=y
|
|||||||
#
|
#
|
||||||
# Northbridge
|
# Northbridge
|
||||||
#
|
#
|
||||||
|
CONFIG_FIXED_MCHBAR_MMIO_BASE=0xfed10000
|
||||||
|
CONFIG_FIXED_DMIBAR_MMIO_BASE=0xfed18000
|
||||||
|
CONFIG_FIXED_EPBAR_MMIO_BASE=0xfed19000
|
||||||
CONFIG_NORTHBRIDGE_INTEL_HASWELL=y
|
CONFIG_NORTHBRIDGE_INTEL_HASWELL=y
|
||||||
CONFIG_USE_NATIVE_RAMINIT=y
|
CONFIG_USE_NATIVE_RAMINIT=y
|
||||||
|
|
||||||
@@ -324,6 +328,8 @@ CONFIG_USE_NATIVE_RAMINIT=y
|
|||||||
CONFIG_INTEL_DESCRIPTOR_MODE_REQUIRED=y
|
CONFIG_INTEL_DESCRIPTOR_MODE_REQUIRED=y
|
||||||
CONFIG_SOUTHBRIDGE_INTEL_LYNXPOINT=y
|
CONFIG_SOUTHBRIDGE_INTEL_LYNXPOINT=y
|
||||||
CONFIG_FINALIZE_USB_ROUTE_XHCI=y
|
CONFIG_FINALIZE_USB_ROUTE_XHCI=y
|
||||||
|
CONFIG_DISABLE_ME_PCI=y
|
||||||
|
CONFIG_PCIEXP_COMMON_CLOCK=y
|
||||||
CONFIG_SOUTHBRIDGE_INTEL_COMMON_RESET=y
|
CONFIG_SOUTHBRIDGE_INTEL_COMMON_RESET=y
|
||||||
CONFIG_SOUTHBRIDGE_INTEL_COMMON_RTC=y
|
CONFIG_SOUTHBRIDGE_INTEL_COMMON_RTC=y
|
||||||
CONFIG_SOUTHBRIDGE_INTEL_COMMON_PMCLIB=y
|
CONFIG_SOUTHBRIDGE_INTEL_COMMON_PMCLIB=y
|
||||||
@@ -375,6 +381,7 @@ CONFIG_ARCH_VERSTAGE_X86_32=y
|
|||||||
CONFIG_ARCH_ROMSTAGE_X86_32=y
|
CONFIG_ARCH_ROMSTAGE_X86_32=y
|
||||||
CONFIG_ARCH_POSTCAR_X86_32=y
|
CONFIG_ARCH_POSTCAR_X86_32=y
|
||||||
CONFIG_ARCH_RAMSTAGE_X86_32=y
|
CONFIG_ARCH_RAMSTAGE_X86_32=y
|
||||||
|
CONFIG_ARCH_SMM_X86_32=y
|
||||||
CONFIG_ARCH_ALL_STAGES_X86_32=y
|
CONFIG_ARCH_ALL_STAGES_X86_32=y
|
||||||
CONFIG_RESERVED_PHYSICAL_ADDRESS_BITS_SUPPORT=y
|
CONFIG_RESERVED_PHYSICAL_ADDRESS_BITS_SUPPORT=y
|
||||||
CONFIG_X86_TOP4G_BOOTMEDIA_MAP=y
|
CONFIG_X86_TOP4G_BOOTMEDIA_MAP=y
|
||||||
@@ -393,6 +400,7 @@ CONFIG_X86_BOOTBLOCK_EXTRA_PROGRAM_SZ=0
|
|||||||
CONFIG_DEFAULT_EBDA_LOWMEM=0x100000
|
CONFIG_DEFAULT_EBDA_LOWMEM=0x100000
|
||||||
CONFIG_DEFAULT_EBDA_SEGMENT=0xF600
|
CONFIG_DEFAULT_EBDA_SEGMENT=0xF600
|
||||||
CONFIG_DEFAULT_EBDA_SIZE=0x400
|
CONFIG_DEFAULT_EBDA_SIZE=0x400
|
||||||
|
CONFIG_IOAPIC=y
|
||||||
# end of Chipset
|
# end of Chipset
|
||||||
|
|
||||||
#
|
#
|
||||||
@@ -478,7 +486,6 @@ CONFIG_HAVE_USBDEBUG_OPTIONS=y
|
|||||||
# CONFIG_DRIVERS_GENESYSLOGIC_GL9755 is not set
|
# CONFIG_DRIVERS_GENESYSLOGIC_GL9755 is not set
|
||||||
# CONFIG_DRIVERS_GENESYSLOGIC_GL9763E is not set
|
# CONFIG_DRIVERS_GENESYSLOGIC_GL9763E is not set
|
||||||
# CONFIG_DRIVERS_I2C_MAX98396 is not set
|
# CONFIG_DRIVERS_I2C_MAX98396 is not set
|
||||||
CONFIG_INTEL_DDI=y
|
|
||||||
CONFIG_INTEL_INT15=y
|
CONFIG_INTEL_INT15=y
|
||||||
CONFIG_INTEL_GMA_ACPI=y
|
CONFIG_INTEL_GMA_ACPI=y
|
||||||
CONFIG_VBT_CBFS_COMPRESSION_LZMA=y
|
CONFIG_VBT_CBFS_COMPRESSION_LZMA=y
|
||||||
@@ -491,6 +498,8 @@ CONFIG_GFX_GMA_GENERATION="Haswell"
|
|||||||
CONFIG_GFX_GMA_PCH="Lynx_Point"
|
CONFIG_GFX_GMA_PCH="Lynx_Point"
|
||||||
CONFIG_GFX_GMA_PANEL_2_PORT="Disabled"
|
CONFIG_GFX_GMA_PANEL_2_PORT="Disabled"
|
||||||
CONFIG_GFX_GMA_ANALOG_I2C_PORT="PCH_DAC"
|
CONFIG_GFX_GMA_ANALOG_I2C_PORT="PCH_DAC"
|
||||||
|
CONFIG_DRIVERS_INTEL_OC_MAILBOX=y
|
||||||
|
CONFIG_HAS_DIGITAL_IO_POWER_DOMAIN=y
|
||||||
# CONFIG_DRIVERS_NXP_UWB_SR1XX is not set
|
# CONFIG_DRIVERS_NXP_UWB_SR1XX is not set
|
||||||
# CONFIG_DRIVERS_PS2_KEYBOARD is not set
|
# CONFIG_DRIVERS_PS2_KEYBOARD is not set
|
||||||
CONFIG_DRIVERS_MC146818=y
|
CONFIG_DRIVERS_MC146818=y
|
||||||
@@ -534,6 +543,11 @@ CONFIG_PCR_FW_VER=10
|
|||||||
CONFIG_PCR_RUNTIME_DATA=3
|
CONFIG_PCR_RUNTIME_DATA=3
|
||||||
# end of Trusted Platform Module
|
# end of Trusted Platform Module
|
||||||
|
|
||||||
|
#
|
||||||
|
# TCG storage
|
||||||
|
#
|
||||||
|
# end of TCG storage
|
||||||
|
|
||||||
#
|
#
|
||||||
# Memory initialization
|
# Memory initialization
|
||||||
#
|
#
|
||||||
@@ -547,7 +561,6 @@ CONFIG_SECURITY_CLEAR_DRAM_ON_REGULAR_BOOT=y
|
|||||||
CONFIG_BOOTMEDIA_LOCK_NONE=y
|
CONFIG_BOOTMEDIA_LOCK_NONE=y
|
||||||
# CONFIG_BOOTMEDIA_LOCK_CONTROLLER is not set
|
# CONFIG_BOOTMEDIA_LOCK_CONTROLLER is not set
|
||||||
# CONFIG_BOOTMEDIA_LOCK_CHIP is not set
|
# CONFIG_BOOTMEDIA_LOCK_CHIP is not set
|
||||||
# CONFIG_BOOTMEDIA_SMM_BWP is not set
|
|
||||||
# end of Security
|
# end of Security
|
||||||
|
|
||||||
CONFIG_ACPI_HAVE_PCAT_8259=y
|
CONFIG_ACPI_HAVE_PCAT_8259=y
|
||||||
@@ -616,7 +629,6 @@ CONFIG_HAVE_ACPI_RESUME=y
|
|||||||
CONFIG_RESUME_PATH_SAME_AS_BOOT=y
|
CONFIG_RESUME_PATH_SAME_AS_BOOT=y
|
||||||
CONFIG_HAVE_MONOTONIC_TIMER=y
|
CONFIG_HAVE_MONOTONIC_TIMER=y
|
||||||
CONFIG_HAVE_OPTION_TABLE=y
|
CONFIG_HAVE_OPTION_TABLE=y
|
||||||
CONFIG_IOAPIC=y
|
|
||||||
CONFIG_USE_WATCHDOG_ON_BOOT=y
|
CONFIG_USE_WATCHDOG_ON_BOOT=y
|
||||||
|
|
||||||
#
|
#
|
||||||
@@ -680,9 +692,11 @@ CONFIG_DECOMPRESS_OFAST=y
|
|||||||
# Boot Logo Configuration
|
# Boot Logo Configuration
|
||||||
#
|
#
|
||||||
# CONFIG_BMP_LOGO is not set
|
# CONFIG_BMP_LOGO is not set
|
||||||
|
CONFIG_PLATFORM_POST_RENDER_DELAY_SEC=5
|
||||||
|
# CONFIG_PLATFORM_HAS_SECONDARY_BOOT_INDICATOR_LOGO is not set
|
||||||
|
# CONFIG_FRAMEBUFFER_SPLASH_TEXT is not set
|
||||||
# end of Boot Logo Configuration
|
# end of Boot Logo Configuration
|
||||||
|
|
||||||
CONFIG_WARNINGS_ARE_ERRORS=y
|
|
||||||
CONFIG_MAX_REBOOT_CNT=3
|
CONFIG_MAX_REBOOT_CNT=3
|
||||||
CONFIG_RELOCATABLE_MODULES=y
|
CONFIG_RELOCATABLE_MODULES=y
|
||||||
CONFIG_GENERIC_GPIO_LIB=y
|
CONFIG_GENERIC_GPIO_LIB=y
|
||||||
|
|||||||
@@ -102,6 +102,7 @@ CONFIG_VENDOR_DELL=y
|
|||||||
# CONFIG_VENDOR_PRODRIVE is not set
|
# CONFIG_VENDOR_PRODRIVE is not set
|
||||||
# CONFIG_VENDOR_PROTECTLI is not set
|
# CONFIG_VENDOR_PROTECTLI is not set
|
||||||
# CONFIG_VENDOR_PURISM is not set
|
# CONFIG_VENDOR_PURISM is not set
|
||||||
|
# CONFIG_VENDOR_QOTOM is not set
|
||||||
# CONFIG_VENDOR_RAPTOR_CS is not set
|
# CONFIG_VENDOR_RAPTOR_CS is not set
|
||||||
# CONFIG_VENDOR_RAZER is not set
|
# CONFIG_VENDOR_RAZER is not set
|
||||||
# CONFIG_VENDOR_RODA is not set
|
# CONFIG_VENDOR_RODA is not set
|
||||||
@@ -157,6 +158,7 @@ CONFIG_TPM_PIRQ=0x0
|
|||||||
# CONFIG_BOARD_DELL_E4300 is not set
|
# CONFIG_BOARD_DELL_E4300 is not set
|
||||||
# CONFIG_BOARD_DELL_E6400 is not set
|
# CONFIG_BOARD_DELL_E6400 is not set
|
||||||
# CONFIG_BOARD_DELL_LATITUDE_E7240 is not set
|
# CONFIG_BOARD_DELL_LATITUDE_E7240 is not set
|
||||||
|
# CONFIG_BOARD_DELL_OPTIPLEX_3040 is not set
|
||||||
# CONFIG_BOARD_DELL_OPTIPLEX_780_MT is not set
|
# CONFIG_BOARD_DELL_OPTIPLEX_780_MT is not set
|
||||||
# CONFIG_BOARD_DELL_OPTIPLEX_780_USFF is not set
|
# CONFIG_BOARD_DELL_OPTIPLEX_780_USFF is not set
|
||||||
CONFIG_BOARD_DELL_OPTIPLEX_9020_SFF=y
|
CONFIG_BOARD_DELL_OPTIPLEX_9020_SFF=y
|
||||||
@@ -192,6 +194,7 @@ CONFIG_GBE_BIN_PATH="../../../config/ifd/dell9020mt/gbe"
|
|||||||
CONFIG_CONSOLE_CBMEM_BUFFER_SIZE=0x20000
|
CONFIG_CONSOLE_CBMEM_BUFFER_SIZE=0x20000
|
||||||
# CONFIG_ENABLE_DDR_2X_REFRESH is not set
|
# CONFIG_ENABLE_DDR_2X_REFRESH is not set
|
||||||
CONFIG_PCIEXP_AER=y
|
CONFIG_PCIEXP_AER=y
|
||||||
|
# CONFIG_INTEL_OC_MAILBOX_ENABLE_UNDERVOLTING is not set
|
||||||
CONFIG_CARDBUS_PLUGIN_SUPPORT=y
|
CONFIG_CARDBUS_PLUGIN_SUPPORT=y
|
||||||
CONFIG_SPI_FLASH_GIGADEVICE=y
|
CONFIG_SPI_FLASH_GIGADEVICE=y
|
||||||
CONFIG_SPI_FLASH_STMICRO=y
|
CONFIG_SPI_FLASH_STMICRO=y
|
||||||
@@ -206,7 +209,9 @@ CONFIG_GFX_GMA_PANEL_1_ON_EDP=y
|
|||||||
CONFIG_DRIVERS_UART_8250IO=y
|
CONFIG_DRIVERS_UART_8250IO=y
|
||||||
CONFIG_PC_CMOS_BASE_PORT_BANK1=0x72
|
CONFIG_PC_CMOS_BASE_PORT_BANK1=0x72
|
||||||
CONFIG_HEAP_SIZE=0x100000
|
CONFIG_HEAP_SIZE=0x100000
|
||||||
|
# CONFIG_BOOTMEDIA_SMM_BWP is not set
|
||||||
# CONFIG_DRIVERS_EFI_FW_INFO is not set
|
# CONFIG_DRIVERS_EFI_FW_INFO is not set
|
||||||
|
# CONFIG_TCG_OPAL_S3_UNLOCK is not set
|
||||||
# CONFIG_TPM_MEASURED_BOOT is not set
|
# CONFIG_TPM_MEASURED_BOOT is not set
|
||||||
CONFIG_BOARD_ROMSIZE_KB_12288=y
|
CONFIG_BOARD_ROMSIZE_KB_12288=y
|
||||||
# CONFIG_COREBOOT_ROMSIZE_KB_256 is not set
|
# CONFIG_COREBOOT_ROMSIZE_KB_256 is not set
|
||||||
@@ -262,11 +267,6 @@ CONFIG_INTEL_GMA_BCLM_WIDTH=16
|
|||||||
CONFIG_BOOTBLOCK_IN_CBFS=y
|
CONFIG_BOOTBLOCK_IN_CBFS=y
|
||||||
CONFIG_DCACHE_RAM_MRC_VAR_SIZE=0x0
|
CONFIG_DCACHE_RAM_MRC_VAR_SIZE=0x0
|
||||||
CONFIG_HPET_MIN_TICKS=0x80
|
CONFIG_HPET_MIN_TICKS=0x80
|
||||||
CONFIG_FIXED_MCHBAR_MMIO_BASE=0xfed10000
|
|
||||||
CONFIG_FIXED_DMIBAR_MMIO_BASE=0xfed18000
|
|
||||||
CONFIG_FIXED_EPBAR_MMIO_BASE=0xfed19000
|
|
||||||
CONFIG_PCIEXP_COMMON_CLOCK=y
|
|
||||||
CONFIG_DISABLE_ME_PCI=y
|
|
||||||
CONFIG_CPU_INTEL_NUM_FIT_ENTRIES=6
|
CONFIG_CPU_INTEL_NUM_FIT_ENTRIES=6
|
||||||
CONFIG_SOC_PHYSICAL_ADDRESS_WIDTH=0
|
CONFIG_SOC_PHYSICAL_ADDRESS_WIDTH=0
|
||||||
CONFIG_RAMSTAGE_CBFS_CACHE_SIZE=0x4000
|
CONFIG_RAMSTAGE_CBFS_CACHE_SIZE=0x4000
|
||||||
@@ -297,6 +297,7 @@ CONFIG_TSC_MONOTONIC_TIMER=y
|
|||||||
CONFIG_TSC_SYNC_MFENCE=y
|
CONFIG_TSC_SYNC_MFENCE=y
|
||||||
CONFIG_HAVE_SMI_HANDLER=y
|
CONFIG_HAVE_SMI_HANDLER=y
|
||||||
CONFIG_SMM_TSEG=y
|
CONFIG_SMM_TSEG=y
|
||||||
|
CONFIG_SMM_OPAL_S3_STATE_SMRAM_SIZE=0x0
|
||||||
CONFIG_SMM_PCI_RESOURCE_STORE_NUM_SLOTS=8
|
CONFIG_SMM_PCI_RESOURCE_STORE_NUM_SLOTS=8
|
||||||
CONFIG_AP_STACK_SIZE=0x800
|
CONFIG_AP_STACK_SIZE=0x800
|
||||||
CONFIG_SMP=y
|
CONFIG_SMP=y
|
||||||
@@ -312,6 +313,9 @@ CONFIG_CPU_MICROCODE_CBFS_DEFAULT_BINS=y
|
|||||||
#
|
#
|
||||||
# Northbridge
|
# Northbridge
|
||||||
#
|
#
|
||||||
|
CONFIG_FIXED_MCHBAR_MMIO_BASE=0xfed10000
|
||||||
|
CONFIG_FIXED_DMIBAR_MMIO_BASE=0xfed18000
|
||||||
|
CONFIG_FIXED_EPBAR_MMIO_BASE=0xfed19000
|
||||||
CONFIG_NORTHBRIDGE_INTEL_HASWELL=y
|
CONFIG_NORTHBRIDGE_INTEL_HASWELL=y
|
||||||
CONFIG_USE_NATIVE_RAMINIT=y
|
CONFIG_USE_NATIVE_RAMINIT=y
|
||||||
|
|
||||||
@@ -322,6 +326,8 @@ CONFIG_USE_NATIVE_RAMINIT=y
|
|||||||
CONFIG_INTEL_DESCRIPTOR_MODE_REQUIRED=y
|
CONFIG_INTEL_DESCRIPTOR_MODE_REQUIRED=y
|
||||||
CONFIG_SOUTHBRIDGE_INTEL_LYNXPOINT=y
|
CONFIG_SOUTHBRIDGE_INTEL_LYNXPOINT=y
|
||||||
CONFIG_FINALIZE_USB_ROUTE_XHCI=y
|
CONFIG_FINALIZE_USB_ROUTE_XHCI=y
|
||||||
|
CONFIG_DISABLE_ME_PCI=y
|
||||||
|
CONFIG_PCIEXP_COMMON_CLOCK=y
|
||||||
CONFIG_SOUTHBRIDGE_INTEL_COMMON_RESET=y
|
CONFIG_SOUTHBRIDGE_INTEL_COMMON_RESET=y
|
||||||
CONFIG_SOUTHBRIDGE_INTEL_COMMON_RTC=y
|
CONFIG_SOUTHBRIDGE_INTEL_COMMON_RTC=y
|
||||||
CONFIG_SOUTHBRIDGE_INTEL_COMMON_PMCLIB=y
|
CONFIG_SOUTHBRIDGE_INTEL_COMMON_PMCLIB=y
|
||||||
@@ -373,6 +379,7 @@ CONFIG_ARCH_VERSTAGE_X86_32=y
|
|||||||
CONFIG_ARCH_ROMSTAGE_X86_32=y
|
CONFIG_ARCH_ROMSTAGE_X86_32=y
|
||||||
CONFIG_ARCH_POSTCAR_X86_32=y
|
CONFIG_ARCH_POSTCAR_X86_32=y
|
||||||
CONFIG_ARCH_RAMSTAGE_X86_32=y
|
CONFIG_ARCH_RAMSTAGE_X86_32=y
|
||||||
|
CONFIG_ARCH_SMM_X86_32=y
|
||||||
CONFIG_ARCH_ALL_STAGES_X86_32=y
|
CONFIG_ARCH_ALL_STAGES_X86_32=y
|
||||||
CONFIG_RESERVED_PHYSICAL_ADDRESS_BITS_SUPPORT=y
|
CONFIG_RESERVED_PHYSICAL_ADDRESS_BITS_SUPPORT=y
|
||||||
CONFIG_X86_TOP4G_BOOTMEDIA_MAP=y
|
CONFIG_X86_TOP4G_BOOTMEDIA_MAP=y
|
||||||
@@ -391,6 +398,7 @@ CONFIG_X86_BOOTBLOCK_EXTRA_PROGRAM_SZ=0
|
|||||||
CONFIG_DEFAULT_EBDA_LOWMEM=0x100000
|
CONFIG_DEFAULT_EBDA_LOWMEM=0x100000
|
||||||
CONFIG_DEFAULT_EBDA_SEGMENT=0xF600
|
CONFIG_DEFAULT_EBDA_SEGMENT=0xF600
|
||||||
CONFIG_DEFAULT_EBDA_SIZE=0x400
|
CONFIG_DEFAULT_EBDA_SIZE=0x400
|
||||||
|
CONFIG_IOAPIC=y
|
||||||
# end of Chipset
|
# end of Chipset
|
||||||
|
|
||||||
#
|
#
|
||||||
@@ -474,7 +482,6 @@ CONFIG_HAVE_USBDEBUG_OPTIONS=y
|
|||||||
# CONFIG_DRIVERS_GENESYSLOGIC_GL9755 is not set
|
# CONFIG_DRIVERS_GENESYSLOGIC_GL9755 is not set
|
||||||
# CONFIG_DRIVERS_GENESYSLOGIC_GL9763E is not set
|
# CONFIG_DRIVERS_GENESYSLOGIC_GL9763E is not set
|
||||||
# CONFIG_DRIVERS_I2C_MAX98396 is not set
|
# CONFIG_DRIVERS_I2C_MAX98396 is not set
|
||||||
CONFIG_INTEL_DDI=y
|
|
||||||
CONFIG_INTEL_INT15=y
|
CONFIG_INTEL_INT15=y
|
||||||
CONFIG_INTEL_GMA_ACPI=y
|
CONFIG_INTEL_GMA_ACPI=y
|
||||||
CONFIG_VBT_CBFS_COMPRESSION_LZMA=y
|
CONFIG_VBT_CBFS_COMPRESSION_LZMA=y
|
||||||
@@ -487,6 +494,8 @@ CONFIG_GFX_GMA_GENERATION="Haswell"
|
|||||||
CONFIG_GFX_GMA_PCH="Lynx_Point"
|
CONFIG_GFX_GMA_PCH="Lynx_Point"
|
||||||
CONFIG_GFX_GMA_PANEL_2_PORT="Disabled"
|
CONFIG_GFX_GMA_PANEL_2_PORT="Disabled"
|
||||||
CONFIG_GFX_GMA_ANALOG_I2C_PORT="PCH_DAC"
|
CONFIG_GFX_GMA_ANALOG_I2C_PORT="PCH_DAC"
|
||||||
|
CONFIG_DRIVERS_INTEL_OC_MAILBOX=y
|
||||||
|
CONFIG_HAS_DIGITAL_IO_POWER_DOMAIN=y
|
||||||
# CONFIG_DRIVERS_NXP_UWB_SR1XX is not set
|
# CONFIG_DRIVERS_NXP_UWB_SR1XX is not set
|
||||||
# CONFIG_DRIVERS_PS2_KEYBOARD is not set
|
# CONFIG_DRIVERS_PS2_KEYBOARD is not set
|
||||||
CONFIG_DRIVERS_MC146818=y
|
CONFIG_DRIVERS_MC146818=y
|
||||||
@@ -531,6 +540,11 @@ CONFIG_PCR_FW_VER=10
|
|||||||
CONFIG_PCR_RUNTIME_DATA=3
|
CONFIG_PCR_RUNTIME_DATA=3
|
||||||
# end of Trusted Platform Module
|
# end of Trusted Platform Module
|
||||||
|
|
||||||
|
#
|
||||||
|
# TCG storage
|
||||||
|
#
|
||||||
|
# end of TCG storage
|
||||||
|
|
||||||
#
|
#
|
||||||
# Memory initialization
|
# Memory initialization
|
||||||
#
|
#
|
||||||
@@ -544,7 +558,6 @@ CONFIG_SECURITY_CLEAR_DRAM_ON_REGULAR_BOOT=y
|
|||||||
CONFIG_BOOTMEDIA_LOCK_NONE=y
|
CONFIG_BOOTMEDIA_LOCK_NONE=y
|
||||||
# CONFIG_BOOTMEDIA_LOCK_CONTROLLER is not set
|
# CONFIG_BOOTMEDIA_LOCK_CONTROLLER is not set
|
||||||
# CONFIG_BOOTMEDIA_LOCK_CHIP is not set
|
# CONFIG_BOOTMEDIA_LOCK_CHIP is not set
|
||||||
# CONFIG_BOOTMEDIA_SMM_BWP is not set
|
|
||||||
# end of Security
|
# end of Security
|
||||||
|
|
||||||
CONFIG_ACPI_HAVE_PCAT_8259=y
|
CONFIG_ACPI_HAVE_PCAT_8259=y
|
||||||
@@ -613,7 +626,6 @@ CONFIG_HAVE_ACPI_RESUME=y
|
|||||||
CONFIG_RESUME_PATH_SAME_AS_BOOT=y
|
CONFIG_RESUME_PATH_SAME_AS_BOOT=y
|
||||||
CONFIG_HAVE_MONOTONIC_TIMER=y
|
CONFIG_HAVE_MONOTONIC_TIMER=y
|
||||||
CONFIG_HAVE_OPTION_TABLE=y
|
CONFIG_HAVE_OPTION_TABLE=y
|
||||||
CONFIG_IOAPIC=y
|
|
||||||
CONFIG_USE_WATCHDOG_ON_BOOT=y
|
CONFIG_USE_WATCHDOG_ON_BOOT=y
|
||||||
|
|
||||||
#
|
#
|
||||||
@@ -677,9 +689,11 @@ CONFIG_DECOMPRESS_OFAST=y
|
|||||||
# Boot Logo Configuration
|
# Boot Logo Configuration
|
||||||
#
|
#
|
||||||
# CONFIG_BMP_LOGO is not set
|
# CONFIG_BMP_LOGO is not set
|
||||||
|
CONFIG_PLATFORM_POST_RENDER_DELAY_SEC=5
|
||||||
|
# CONFIG_PLATFORM_HAS_SECONDARY_BOOT_INDICATOR_LOGO is not set
|
||||||
|
# CONFIG_FRAMEBUFFER_SPLASH_TEXT is not set
|
||||||
# end of Boot Logo Configuration
|
# end of Boot Logo Configuration
|
||||||
|
|
||||||
CONFIG_WARNINGS_ARE_ERRORS=y
|
|
||||||
CONFIG_MAX_REBOOT_CNT=3
|
CONFIG_MAX_REBOOT_CNT=3
|
||||||
CONFIG_RELOCATABLE_MODULES=y
|
CONFIG_RELOCATABLE_MODULES=y
|
||||||
CONFIG_GENERIC_GPIO_LIB=y
|
CONFIG_GENERIC_GPIO_LIB=y
|
||||||
|
|||||||
@@ -101,6 +101,7 @@ CONFIG_VENDOR_DELL=y
|
|||||||
# CONFIG_VENDOR_PRODRIVE is not set
|
# CONFIG_VENDOR_PRODRIVE is not set
|
||||||
# CONFIG_VENDOR_PROTECTLI is not set
|
# CONFIG_VENDOR_PROTECTLI is not set
|
||||||
# CONFIG_VENDOR_PURISM is not set
|
# CONFIG_VENDOR_PURISM is not set
|
||||||
|
# CONFIG_VENDOR_QOTOM is not set
|
||||||
# CONFIG_VENDOR_RAPTOR_CS is not set
|
# CONFIG_VENDOR_RAPTOR_CS is not set
|
||||||
# CONFIG_VENDOR_RAZER is not set
|
# CONFIG_VENDOR_RAZER is not set
|
||||||
# CONFIG_VENDOR_RODA is not set
|
# CONFIG_VENDOR_RODA is not set
|
||||||
@@ -156,6 +157,7 @@ CONFIG_BOOT_DEVICE_SPI_FLASH_BUS=0
|
|||||||
CONFIG_BOARD_DELL_E4300=y
|
CONFIG_BOARD_DELL_E4300=y
|
||||||
# CONFIG_BOARD_DELL_E6400 is not set
|
# CONFIG_BOARD_DELL_E6400 is not set
|
||||||
# CONFIG_BOARD_DELL_LATITUDE_E7240 is not set
|
# CONFIG_BOARD_DELL_LATITUDE_E7240 is not set
|
||||||
|
# CONFIG_BOARD_DELL_OPTIPLEX_3040 is not set
|
||||||
# CONFIG_BOARD_DELL_OPTIPLEX_780_MT is not set
|
# CONFIG_BOARD_DELL_OPTIPLEX_780_MT is not set
|
||||||
# CONFIG_BOARD_DELL_OPTIPLEX_780_USFF is not set
|
# CONFIG_BOARD_DELL_OPTIPLEX_780_USFF is not set
|
||||||
# CONFIG_BOARD_DELL_OPTIPLEX_9020_SFF is not set
|
# CONFIG_BOARD_DELL_OPTIPLEX_9020_SFF is not set
|
||||||
@@ -204,7 +206,9 @@ CONFIG_D3COLD_SUPPORT=y
|
|||||||
# CONFIG_DRIVERS_UART_8250IO is not set
|
# CONFIG_DRIVERS_UART_8250IO is not set
|
||||||
CONFIG_PC_CMOS_BASE_PORT_BANK1=0x72
|
CONFIG_PC_CMOS_BASE_PORT_BANK1=0x72
|
||||||
CONFIG_HEAP_SIZE=0x100000
|
CONFIG_HEAP_SIZE=0x100000
|
||||||
|
# CONFIG_BOOTMEDIA_SMM_BWP is not set
|
||||||
# CONFIG_DRIVERS_EFI_FW_INFO is not set
|
# CONFIG_DRIVERS_EFI_FW_INFO is not set
|
||||||
|
# CONFIG_TCG_OPAL_S3_UNLOCK is not set
|
||||||
CONFIG_BOARD_ROMSIZE_KB_4096=y
|
CONFIG_BOARD_ROMSIZE_KB_4096=y
|
||||||
# CONFIG_COREBOOT_ROMSIZE_KB_256 is not set
|
# CONFIG_COREBOOT_ROMSIZE_KB_256 is not set
|
||||||
# CONFIG_COREBOOT_ROMSIZE_KB_512 is not set
|
# CONFIG_COREBOOT_ROMSIZE_KB_512 is not set
|
||||||
@@ -258,10 +262,6 @@ CONFIG_INTEL_GMA_BCLM_OFFSET=0x61256
|
|||||||
CONFIG_INTEL_GMA_BCLM_WIDTH=16
|
CONFIG_INTEL_GMA_BCLM_WIDTH=16
|
||||||
CONFIG_BOOTBLOCK_IN_CBFS=y
|
CONFIG_BOOTBLOCK_IN_CBFS=y
|
||||||
CONFIG_HPET_MIN_TICKS=0x80
|
CONFIG_HPET_MIN_TICKS=0x80
|
||||||
CONFIG_FIXED_MCHBAR_MMIO_BASE=0xfed14000
|
|
||||||
CONFIG_FIXED_DMIBAR_MMIO_BASE=0xfed18000
|
|
||||||
CONFIG_FIXED_EPBAR_MMIO_BASE=0xfed19000
|
|
||||||
# CONFIG_PCIEXP_COMMON_CLOCK is not set
|
|
||||||
CONFIG_SOC_PHYSICAL_ADDRESS_WIDTH=0
|
CONFIG_SOC_PHYSICAL_ADDRESS_WIDTH=0
|
||||||
CONFIG_RAMSTAGE_CBFS_CACHE_SIZE=0x4000
|
CONFIG_RAMSTAGE_CBFS_CACHE_SIZE=0x4000
|
||||||
CONFIG_CBFS_CACHE_ALIGN=8
|
CONFIG_CBFS_CACHE_ALIGN=8
|
||||||
@@ -294,6 +294,7 @@ CONFIG_SETUP_XIP_CACHE=y
|
|||||||
CONFIG_HAVE_SMI_HANDLER=y
|
CONFIG_HAVE_SMI_HANDLER=y
|
||||||
CONFIG_NEED_SMALL_2MB_PAGE_TABLES=y
|
CONFIG_NEED_SMALL_2MB_PAGE_TABLES=y
|
||||||
CONFIG_SMM_TSEG=y
|
CONFIG_SMM_TSEG=y
|
||||||
|
CONFIG_SMM_OPAL_S3_STATE_SMRAM_SIZE=0x0
|
||||||
CONFIG_SMM_LAPIC_REMAP_MITIGATION=y
|
CONFIG_SMM_LAPIC_REMAP_MITIGATION=y
|
||||||
CONFIG_SMM_PCI_RESOURCE_STORE_NUM_SLOTS=8
|
CONFIG_SMM_PCI_RESOURCE_STORE_NUM_SLOTS=8
|
||||||
CONFIG_AP_STACK_SIZE=0x800
|
CONFIG_AP_STACK_SIZE=0x800
|
||||||
@@ -310,6 +311,9 @@ CONFIG_CPU_MICROCODE_CBFS_DEFAULT_BINS=y
|
|||||||
#
|
#
|
||||||
# Northbridge
|
# Northbridge
|
||||||
#
|
#
|
||||||
|
CONFIG_FIXED_MCHBAR_MMIO_BASE=0xfed14000
|
||||||
|
CONFIG_FIXED_DMIBAR_MMIO_BASE=0xfed18000
|
||||||
|
CONFIG_FIXED_EPBAR_MMIO_BASE=0xfed19000
|
||||||
CONFIG_NORTHBRIDGE_INTEL_GM45=y
|
CONFIG_NORTHBRIDGE_INTEL_GM45=y
|
||||||
|
|
||||||
#
|
#
|
||||||
@@ -317,6 +321,7 @@ CONFIG_NORTHBRIDGE_INTEL_GM45=y
|
|||||||
#
|
#
|
||||||
CONFIG_PCIEXP_HOTPLUG=y
|
CONFIG_PCIEXP_HOTPLUG=y
|
||||||
CONFIG_SOUTHBRIDGE_INTEL_I82801IX=y
|
CONFIG_SOUTHBRIDGE_INTEL_I82801IX=y
|
||||||
|
# CONFIG_PCIEXP_COMMON_CLOCK is not set
|
||||||
CONFIG_SOUTHBRIDGE_INTEL_COMMON_RESET=y
|
CONFIG_SOUTHBRIDGE_INTEL_COMMON_RESET=y
|
||||||
CONFIG_SOUTHBRIDGE_INTEL_COMMON_RTC=y
|
CONFIG_SOUTHBRIDGE_INTEL_COMMON_RTC=y
|
||||||
CONFIG_SOUTHBRIDGE_INTEL_COMMON_PMCLIB=y
|
CONFIG_SOUTHBRIDGE_INTEL_COMMON_PMCLIB=y
|
||||||
@@ -363,6 +368,7 @@ CONFIG_ARCH_VERSTAGE_X86_32=y
|
|||||||
CONFIG_ARCH_ROMSTAGE_X86_32=y
|
CONFIG_ARCH_ROMSTAGE_X86_32=y
|
||||||
CONFIG_ARCH_POSTCAR_X86_32=y
|
CONFIG_ARCH_POSTCAR_X86_32=y
|
||||||
CONFIG_ARCH_RAMSTAGE_X86_32=y
|
CONFIG_ARCH_RAMSTAGE_X86_32=y
|
||||||
|
CONFIG_ARCH_SMM_X86_32=y
|
||||||
CONFIG_ARCH_ALL_STAGES_X86_32=y
|
CONFIG_ARCH_ALL_STAGES_X86_32=y
|
||||||
CONFIG_HAVE_X86_64_SUPPORT=y
|
CONFIG_HAVE_X86_64_SUPPORT=y
|
||||||
CONFIG_RESERVED_PHYSICAL_ADDRESS_BITS_SUPPORT=y
|
CONFIG_RESERVED_PHYSICAL_ADDRESS_BITS_SUPPORT=y
|
||||||
@@ -383,6 +389,7 @@ CONFIG_X86_BOOTBLOCK_EXTRA_PROGRAM_SZ=0
|
|||||||
CONFIG_DEFAULT_EBDA_LOWMEM=0x100000
|
CONFIG_DEFAULT_EBDA_LOWMEM=0x100000
|
||||||
CONFIG_DEFAULT_EBDA_SEGMENT=0xF600
|
CONFIG_DEFAULT_EBDA_SEGMENT=0xF600
|
||||||
CONFIG_DEFAULT_EBDA_SIZE=0x400
|
CONFIG_DEFAULT_EBDA_SIZE=0x400
|
||||||
|
CONFIG_IOAPIC=y
|
||||||
# end of Chipset
|
# end of Chipset
|
||||||
|
|
||||||
#
|
#
|
||||||
@@ -518,6 +525,11 @@ CONFIG_PCR_FW_VER=10
|
|||||||
CONFIG_PCR_RUNTIME_DATA=3
|
CONFIG_PCR_RUNTIME_DATA=3
|
||||||
# end of Trusted Platform Module
|
# end of Trusted Platform Module
|
||||||
|
|
||||||
|
#
|
||||||
|
# TCG storage
|
||||||
|
#
|
||||||
|
# end of TCG storage
|
||||||
|
|
||||||
#
|
#
|
||||||
# Memory initialization
|
# Memory initialization
|
||||||
#
|
#
|
||||||
@@ -529,7 +541,6 @@ CONFIG_SECURITY_CLEAR_DRAM_ON_REGULAR_BOOT=y
|
|||||||
CONFIG_BOOTMEDIA_LOCK_NONE=y
|
CONFIG_BOOTMEDIA_LOCK_NONE=y
|
||||||
# CONFIG_BOOTMEDIA_LOCK_CONTROLLER is not set
|
# CONFIG_BOOTMEDIA_LOCK_CONTROLLER is not set
|
||||||
# CONFIG_BOOTMEDIA_LOCK_CHIP is not set
|
# CONFIG_BOOTMEDIA_LOCK_CHIP is not set
|
||||||
# CONFIG_BOOTMEDIA_SMM_BWP is not set
|
|
||||||
# end of Security
|
# end of Security
|
||||||
|
|
||||||
CONFIG_ACPI_HAVE_PCAT_8259=y
|
CONFIG_ACPI_HAVE_PCAT_8259=y
|
||||||
@@ -579,7 +590,6 @@ CONFIG_HAVE_ACPI_RESUME=y
|
|||||||
CONFIG_RESUME_PATH_SAME_AS_BOOT=y
|
CONFIG_RESUME_PATH_SAME_AS_BOOT=y
|
||||||
CONFIG_HAVE_MONOTONIC_TIMER=y
|
CONFIG_HAVE_MONOTONIC_TIMER=y
|
||||||
CONFIG_HAVE_OPTION_TABLE=y
|
CONFIG_HAVE_OPTION_TABLE=y
|
||||||
CONFIG_IOAPIC=y
|
|
||||||
CONFIG_USE_WATCHDOG_ON_BOOT=y
|
CONFIG_USE_WATCHDOG_ON_BOOT=y
|
||||||
|
|
||||||
#
|
#
|
||||||
@@ -641,9 +651,11 @@ CONFIG_DECOMPRESS_OFAST=y
|
|||||||
# Boot Logo Configuration
|
# Boot Logo Configuration
|
||||||
#
|
#
|
||||||
# CONFIG_BMP_LOGO is not set
|
# CONFIG_BMP_LOGO is not set
|
||||||
|
CONFIG_PLATFORM_POST_RENDER_DELAY_SEC=5
|
||||||
|
# CONFIG_PLATFORM_HAS_SECONDARY_BOOT_INDICATOR_LOGO is not set
|
||||||
|
# CONFIG_FRAMEBUFFER_SPLASH_TEXT is not set
|
||||||
# end of Boot Logo Configuration
|
# end of Boot Logo Configuration
|
||||||
|
|
||||||
CONFIG_WARNINGS_ARE_ERRORS=y
|
|
||||||
CONFIG_MAX_REBOOT_CNT=3
|
CONFIG_MAX_REBOOT_CNT=3
|
||||||
CONFIG_RELOCATABLE_MODULES=y
|
CONFIG_RELOCATABLE_MODULES=y
|
||||||
CONFIG_GENERIC_GPIO_LIB=y
|
CONFIG_GENERIC_GPIO_LIB=y
|
||||||
|
|||||||
@@ -101,6 +101,7 @@ CONFIG_VENDOR_DELL=y
|
|||||||
# CONFIG_VENDOR_PRODRIVE is not set
|
# CONFIG_VENDOR_PRODRIVE is not set
|
||||||
# CONFIG_VENDOR_PROTECTLI is not set
|
# CONFIG_VENDOR_PROTECTLI is not set
|
||||||
# CONFIG_VENDOR_PURISM is not set
|
# CONFIG_VENDOR_PURISM is not set
|
||||||
|
# CONFIG_VENDOR_QOTOM is not set
|
||||||
# CONFIG_VENDOR_RAPTOR_CS is not set
|
# CONFIG_VENDOR_RAPTOR_CS is not set
|
||||||
# CONFIG_VENDOR_RAZER is not set
|
# CONFIG_VENDOR_RAZER is not set
|
||||||
# CONFIG_VENDOR_RODA is not set
|
# CONFIG_VENDOR_RODA is not set
|
||||||
@@ -154,6 +155,7 @@ CONFIG_BOOT_DEVICE_SPI_FLASH_BUS=0
|
|||||||
CONFIG_BOARD_DELL_E4300=y
|
CONFIG_BOARD_DELL_E4300=y
|
||||||
# CONFIG_BOARD_DELL_E6400 is not set
|
# CONFIG_BOARD_DELL_E6400 is not set
|
||||||
# CONFIG_BOARD_DELL_LATITUDE_E7240 is not set
|
# CONFIG_BOARD_DELL_LATITUDE_E7240 is not set
|
||||||
|
# CONFIG_BOARD_DELL_OPTIPLEX_3040 is not set
|
||||||
# CONFIG_BOARD_DELL_OPTIPLEX_780_MT is not set
|
# CONFIG_BOARD_DELL_OPTIPLEX_780_MT is not set
|
||||||
# CONFIG_BOARD_DELL_OPTIPLEX_780_USFF is not set
|
# CONFIG_BOARD_DELL_OPTIPLEX_780_USFF is not set
|
||||||
# CONFIG_BOARD_DELL_OPTIPLEX_9020_SFF is not set
|
# CONFIG_BOARD_DELL_OPTIPLEX_9020_SFF is not set
|
||||||
@@ -202,7 +204,9 @@ CONFIG_D3COLD_SUPPORT=y
|
|||||||
# CONFIG_DRIVERS_UART_8250IO is not set
|
# CONFIG_DRIVERS_UART_8250IO is not set
|
||||||
CONFIG_PC_CMOS_BASE_PORT_BANK1=0x72
|
CONFIG_PC_CMOS_BASE_PORT_BANK1=0x72
|
||||||
CONFIG_HEAP_SIZE=0x100000
|
CONFIG_HEAP_SIZE=0x100000
|
||||||
|
# CONFIG_BOOTMEDIA_SMM_BWP is not set
|
||||||
# CONFIG_DRIVERS_EFI_FW_INFO is not set
|
# CONFIG_DRIVERS_EFI_FW_INFO is not set
|
||||||
|
# CONFIG_TCG_OPAL_S3_UNLOCK is not set
|
||||||
CONFIG_BOARD_ROMSIZE_KB_4096=y
|
CONFIG_BOARD_ROMSIZE_KB_4096=y
|
||||||
# CONFIG_COREBOOT_ROMSIZE_KB_256 is not set
|
# CONFIG_COREBOOT_ROMSIZE_KB_256 is not set
|
||||||
# CONFIG_COREBOOT_ROMSIZE_KB_512 is not set
|
# CONFIG_COREBOOT_ROMSIZE_KB_512 is not set
|
||||||
@@ -256,10 +260,6 @@ CONFIG_INTEL_GMA_BCLM_OFFSET=0x61256
|
|||||||
CONFIG_INTEL_GMA_BCLM_WIDTH=16
|
CONFIG_INTEL_GMA_BCLM_WIDTH=16
|
||||||
CONFIG_BOOTBLOCK_IN_CBFS=y
|
CONFIG_BOOTBLOCK_IN_CBFS=y
|
||||||
CONFIG_HPET_MIN_TICKS=0x80
|
CONFIG_HPET_MIN_TICKS=0x80
|
||||||
CONFIG_FIXED_MCHBAR_MMIO_BASE=0xfed14000
|
|
||||||
CONFIG_FIXED_DMIBAR_MMIO_BASE=0xfed18000
|
|
||||||
CONFIG_FIXED_EPBAR_MMIO_BASE=0xfed19000
|
|
||||||
# CONFIG_PCIEXP_COMMON_CLOCK is not set
|
|
||||||
CONFIG_SOC_PHYSICAL_ADDRESS_WIDTH=0
|
CONFIG_SOC_PHYSICAL_ADDRESS_WIDTH=0
|
||||||
CONFIG_RAMSTAGE_CBFS_CACHE_SIZE=0x4000
|
CONFIG_RAMSTAGE_CBFS_CACHE_SIZE=0x4000
|
||||||
CONFIG_CBFS_CACHE_ALIGN=8
|
CONFIG_CBFS_CACHE_ALIGN=8
|
||||||
@@ -292,6 +292,7 @@ CONFIG_SETUP_XIP_CACHE=y
|
|||||||
CONFIG_HAVE_SMI_HANDLER=y
|
CONFIG_HAVE_SMI_HANDLER=y
|
||||||
CONFIG_NEED_SMALL_2MB_PAGE_TABLES=y
|
CONFIG_NEED_SMALL_2MB_PAGE_TABLES=y
|
||||||
CONFIG_SMM_TSEG=y
|
CONFIG_SMM_TSEG=y
|
||||||
|
CONFIG_SMM_OPAL_S3_STATE_SMRAM_SIZE=0x0
|
||||||
CONFIG_SMM_LAPIC_REMAP_MITIGATION=y
|
CONFIG_SMM_LAPIC_REMAP_MITIGATION=y
|
||||||
CONFIG_SMM_PCI_RESOURCE_STORE_NUM_SLOTS=8
|
CONFIG_SMM_PCI_RESOURCE_STORE_NUM_SLOTS=8
|
||||||
CONFIG_AP_STACK_SIZE=0x800
|
CONFIG_AP_STACK_SIZE=0x800
|
||||||
@@ -308,6 +309,9 @@ CONFIG_CPU_MICROCODE_CBFS_DEFAULT_BINS=y
|
|||||||
#
|
#
|
||||||
# Northbridge
|
# Northbridge
|
||||||
#
|
#
|
||||||
|
CONFIG_FIXED_MCHBAR_MMIO_BASE=0xfed14000
|
||||||
|
CONFIG_FIXED_DMIBAR_MMIO_BASE=0xfed18000
|
||||||
|
CONFIG_FIXED_EPBAR_MMIO_BASE=0xfed19000
|
||||||
CONFIG_NORTHBRIDGE_INTEL_GM45=y
|
CONFIG_NORTHBRIDGE_INTEL_GM45=y
|
||||||
|
|
||||||
#
|
#
|
||||||
@@ -315,6 +319,7 @@ CONFIG_NORTHBRIDGE_INTEL_GM45=y
|
|||||||
#
|
#
|
||||||
CONFIG_PCIEXP_HOTPLUG=y
|
CONFIG_PCIEXP_HOTPLUG=y
|
||||||
CONFIG_SOUTHBRIDGE_INTEL_I82801IX=y
|
CONFIG_SOUTHBRIDGE_INTEL_I82801IX=y
|
||||||
|
# CONFIG_PCIEXP_COMMON_CLOCK is not set
|
||||||
CONFIG_SOUTHBRIDGE_INTEL_COMMON_RESET=y
|
CONFIG_SOUTHBRIDGE_INTEL_COMMON_RESET=y
|
||||||
CONFIG_SOUTHBRIDGE_INTEL_COMMON_RTC=y
|
CONFIG_SOUTHBRIDGE_INTEL_COMMON_RTC=y
|
||||||
CONFIG_SOUTHBRIDGE_INTEL_COMMON_PMCLIB=y
|
CONFIG_SOUTHBRIDGE_INTEL_COMMON_PMCLIB=y
|
||||||
@@ -361,6 +366,7 @@ CONFIG_ARCH_VERSTAGE_X86_32=y
|
|||||||
CONFIG_ARCH_ROMSTAGE_X86_32=y
|
CONFIG_ARCH_ROMSTAGE_X86_32=y
|
||||||
CONFIG_ARCH_POSTCAR_X86_32=y
|
CONFIG_ARCH_POSTCAR_X86_32=y
|
||||||
CONFIG_ARCH_RAMSTAGE_X86_32=y
|
CONFIG_ARCH_RAMSTAGE_X86_32=y
|
||||||
|
CONFIG_ARCH_SMM_X86_32=y
|
||||||
CONFIG_ARCH_ALL_STAGES_X86_32=y
|
CONFIG_ARCH_ALL_STAGES_X86_32=y
|
||||||
CONFIG_HAVE_X86_64_SUPPORT=y
|
CONFIG_HAVE_X86_64_SUPPORT=y
|
||||||
CONFIG_RESERVED_PHYSICAL_ADDRESS_BITS_SUPPORT=y
|
CONFIG_RESERVED_PHYSICAL_ADDRESS_BITS_SUPPORT=y
|
||||||
@@ -381,6 +387,7 @@ CONFIG_X86_BOOTBLOCK_EXTRA_PROGRAM_SZ=0
|
|||||||
CONFIG_DEFAULT_EBDA_LOWMEM=0x100000
|
CONFIG_DEFAULT_EBDA_LOWMEM=0x100000
|
||||||
CONFIG_DEFAULT_EBDA_SEGMENT=0xF600
|
CONFIG_DEFAULT_EBDA_SEGMENT=0xF600
|
||||||
CONFIG_DEFAULT_EBDA_SIZE=0x400
|
CONFIG_DEFAULT_EBDA_SIZE=0x400
|
||||||
|
CONFIG_IOAPIC=y
|
||||||
# end of Chipset
|
# end of Chipset
|
||||||
|
|
||||||
#
|
#
|
||||||
@@ -514,6 +521,11 @@ CONFIG_PCR_FW_VER=10
|
|||||||
CONFIG_PCR_RUNTIME_DATA=3
|
CONFIG_PCR_RUNTIME_DATA=3
|
||||||
# end of Trusted Platform Module
|
# end of Trusted Platform Module
|
||||||
|
|
||||||
|
#
|
||||||
|
# TCG storage
|
||||||
|
#
|
||||||
|
# end of TCG storage
|
||||||
|
|
||||||
#
|
#
|
||||||
# Memory initialization
|
# Memory initialization
|
||||||
#
|
#
|
||||||
@@ -525,7 +537,6 @@ CONFIG_SECURITY_CLEAR_DRAM_ON_REGULAR_BOOT=y
|
|||||||
CONFIG_BOOTMEDIA_LOCK_NONE=y
|
CONFIG_BOOTMEDIA_LOCK_NONE=y
|
||||||
# CONFIG_BOOTMEDIA_LOCK_CONTROLLER is not set
|
# CONFIG_BOOTMEDIA_LOCK_CONTROLLER is not set
|
||||||
# CONFIG_BOOTMEDIA_LOCK_CHIP is not set
|
# CONFIG_BOOTMEDIA_LOCK_CHIP is not set
|
||||||
# CONFIG_BOOTMEDIA_SMM_BWP is not set
|
|
||||||
# end of Security
|
# end of Security
|
||||||
|
|
||||||
CONFIG_ACPI_HAVE_PCAT_8259=y
|
CONFIG_ACPI_HAVE_PCAT_8259=y
|
||||||
@@ -575,7 +586,6 @@ CONFIG_HAVE_ACPI_RESUME=y
|
|||||||
CONFIG_RESUME_PATH_SAME_AS_BOOT=y
|
CONFIG_RESUME_PATH_SAME_AS_BOOT=y
|
||||||
CONFIG_HAVE_MONOTONIC_TIMER=y
|
CONFIG_HAVE_MONOTONIC_TIMER=y
|
||||||
CONFIG_HAVE_OPTION_TABLE=y
|
CONFIG_HAVE_OPTION_TABLE=y
|
||||||
CONFIG_IOAPIC=y
|
|
||||||
CONFIG_USE_WATCHDOG_ON_BOOT=y
|
CONFIG_USE_WATCHDOG_ON_BOOT=y
|
||||||
|
|
||||||
#
|
#
|
||||||
@@ -637,9 +647,11 @@ CONFIG_DECOMPRESS_OFAST=y
|
|||||||
# Boot Logo Configuration
|
# Boot Logo Configuration
|
||||||
#
|
#
|
||||||
# CONFIG_BMP_LOGO is not set
|
# CONFIG_BMP_LOGO is not set
|
||||||
|
CONFIG_PLATFORM_POST_RENDER_DELAY_SEC=5
|
||||||
|
# CONFIG_PLATFORM_HAS_SECONDARY_BOOT_INDICATOR_LOGO is not set
|
||||||
|
# CONFIG_FRAMEBUFFER_SPLASH_TEXT is not set
|
||||||
# end of Boot Logo Configuration
|
# end of Boot Logo Configuration
|
||||||
|
|
||||||
CONFIG_WARNINGS_ARE_ERRORS=y
|
|
||||||
CONFIG_MAX_REBOOT_CNT=3
|
CONFIG_MAX_REBOOT_CNT=3
|
||||||
CONFIG_RELOCATABLE_MODULES=y
|
CONFIG_RELOCATABLE_MODULES=y
|
||||||
CONFIG_GENERIC_GPIO_LIB=y
|
CONFIG_GENERIC_GPIO_LIB=y
|
||||||
|
|||||||
@@ -101,6 +101,7 @@ CONFIG_VENDOR_DELL=y
|
|||||||
# CONFIG_VENDOR_PRODRIVE is not set
|
# CONFIG_VENDOR_PRODRIVE is not set
|
||||||
# CONFIG_VENDOR_PROTECTLI is not set
|
# CONFIG_VENDOR_PROTECTLI is not set
|
||||||
# CONFIG_VENDOR_PURISM is not set
|
# CONFIG_VENDOR_PURISM is not set
|
||||||
|
# CONFIG_VENDOR_QOTOM is not set
|
||||||
# CONFIG_VENDOR_RAPTOR_CS is not set
|
# CONFIG_VENDOR_RAPTOR_CS is not set
|
||||||
# CONFIG_VENDOR_RAZER is not set
|
# CONFIG_VENDOR_RAZER is not set
|
||||||
# CONFIG_VENDOR_RODA is not set
|
# CONFIG_VENDOR_RODA is not set
|
||||||
@@ -157,6 +158,7 @@ CONFIG_BOOT_DEVICE_SPI_FLASH_BUS=0
|
|||||||
# CONFIG_BOARD_DELL_E4300 is not set
|
# CONFIG_BOARD_DELL_E4300 is not set
|
||||||
# CONFIG_BOARD_DELL_E6400 is not set
|
# CONFIG_BOARD_DELL_E6400 is not set
|
||||||
# CONFIG_BOARD_DELL_LATITUDE_E7240 is not set
|
# CONFIG_BOARD_DELL_LATITUDE_E7240 is not set
|
||||||
|
# CONFIG_BOARD_DELL_OPTIPLEX_3040 is not set
|
||||||
# CONFIG_BOARD_DELL_OPTIPLEX_780_MT is not set
|
# CONFIG_BOARD_DELL_OPTIPLEX_780_MT is not set
|
||||||
# CONFIG_BOARD_DELL_OPTIPLEX_780_USFF is not set
|
# CONFIG_BOARD_DELL_OPTIPLEX_780_USFF is not set
|
||||||
# CONFIG_BOARD_DELL_OPTIPLEX_9020_SFF is not set
|
# CONFIG_BOARD_DELL_OPTIPLEX_9020_SFF is not set
|
||||||
@@ -205,7 +207,9 @@ CONFIG_D3COLD_SUPPORT=y
|
|||||||
# CONFIG_DRIVERS_UART_8250IO is not set
|
# CONFIG_DRIVERS_UART_8250IO is not set
|
||||||
CONFIG_PC_CMOS_BASE_PORT_BANK1=0x72
|
CONFIG_PC_CMOS_BASE_PORT_BANK1=0x72
|
||||||
CONFIG_HEAP_SIZE=0x100000
|
CONFIG_HEAP_SIZE=0x100000
|
||||||
|
# CONFIG_BOOTMEDIA_SMM_BWP is not set
|
||||||
# CONFIG_DRIVERS_EFI_FW_INFO is not set
|
# CONFIG_DRIVERS_EFI_FW_INFO is not set
|
||||||
|
# CONFIG_TCG_OPAL_S3_UNLOCK is not set
|
||||||
CONFIG_BOARD_ROMSIZE_KB_6144=y
|
CONFIG_BOARD_ROMSIZE_KB_6144=y
|
||||||
# CONFIG_COREBOOT_ROMSIZE_KB_256 is not set
|
# CONFIG_COREBOOT_ROMSIZE_KB_256 is not set
|
||||||
# CONFIG_COREBOOT_ROMSIZE_KB_512 is not set
|
# CONFIG_COREBOOT_ROMSIZE_KB_512 is not set
|
||||||
@@ -263,10 +267,6 @@ CONFIG_INTEL_GMA_BCLM_WIDTH=16
|
|||||||
CONFIG_BOOTBLOCK_IN_CBFS=y
|
CONFIG_BOOTBLOCK_IN_CBFS=y
|
||||||
CONFIG_DCACHE_RAM_MRC_VAR_SIZE=0x0
|
CONFIG_DCACHE_RAM_MRC_VAR_SIZE=0x0
|
||||||
CONFIG_HPET_MIN_TICKS=0x80
|
CONFIG_HPET_MIN_TICKS=0x80
|
||||||
CONFIG_FIXED_MCHBAR_MMIO_BASE=0xfed10000
|
|
||||||
CONFIG_FIXED_DMIBAR_MMIO_BASE=0xfed18000
|
|
||||||
CONFIG_FIXED_EPBAR_MMIO_BASE=0xfed19000
|
|
||||||
CONFIG_PCIEXP_COMMON_CLOCK=y
|
|
||||||
CONFIG_SOC_PHYSICAL_ADDRESS_WIDTH=0
|
CONFIG_SOC_PHYSICAL_ADDRESS_WIDTH=0
|
||||||
CONFIG_RAMSTAGE_CBFS_CACHE_SIZE=0x4000
|
CONFIG_RAMSTAGE_CBFS_CACHE_SIZE=0x4000
|
||||||
CONFIG_CBFS_CACHE_ALIGN=8
|
CONFIG_CBFS_CACHE_ALIGN=8
|
||||||
@@ -296,6 +296,7 @@ CONFIG_TSC_SYNC_MFENCE=y
|
|||||||
CONFIG_HAVE_SMI_HANDLER=y
|
CONFIG_HAVE_SMI_HANDLER=y
|
||||||
CONFIG_NEED_SMALL_2MB_PAGE_TABLES=y
|
CONFIG_NEED_SMALL_2MB_PAGE_TABLES=y
|
||||||
CONFIG_SMM_TSEG=y
|
CONFIG_SMM_TSEG=y
|
||||||
|
CONFIG_SMM_OPAL_S3_STATE_SMRAM_SIZE=0x0
|
||||||
CONFIG_SMM_PCI_RESOURCE_STORE_NUM_SLOTS=8
|
CONFIG_SMM_PCI_RESOURCE_STORE_NUM_SLOTS=8
|
||||||
CONFIG_AP_STACK_SIZE=0x800
|
CONFIG_AP_STACK_SIZE=0x800
|
||||||
CONFIG_SMP=y
|
CONFIG_SMP=y
|
||||||
@@ -311,6 +312,9 @@ CONFIG_CPU_MICROCODE_CBFS_DEFAULT_BINS=y
|
|||||||
#
|
#
|
||||||
# Northbridge
|
# Northbridge
|
||||||
#
|
#
|
||||||
|
CONFIG_FIXED_MCHBAR_MMIO_BASE=0xfed10000
|
||||||
|
CONFIG_FIXED_DMIBAR_MMIO_BASE=0xfed18000
|
||||||
|
CONFIG_FIXED_EPBAR_MMIO_BASE=0xfed19000
|
||||||
CONFIG_USE_NATIVE_RAMINIT=y
|
CONFIG_USE_NATIVE_RAMINIT=y
|
||||||
CONFIG_NORTHBRIDGE_INTEL_SANDYBRIDGE=y
|
CONFIG_NORTHBRIDGE_INTEL_SANDYBRIDGE=y
|
||||||
# CONFIG_NATIVE_RAMINIT_IGNORE_MAX_MEM_FUSES is not set
|
# CONFIG_NATIVE_RAMINIT_IGNORE_MAX_MEM_FUSES is not set
|
||||||
@@ -332,6 +336,7 @@ CONFIG_SOUTHBRIDGE_INTEL_BD82X6X=y
|
|||||||
# CONFIG_HIDE_MEI_ON_ERROR is not set
|
# CONFIG_HIDE_MEI_ON_ERROR is not set
|
||||||
CONFIG_PCIEXP_HOTPLUG=y
|
CONFIG_PCIEXP_HOTPLUG=y
|
||||||
CONFIG_INTEL_DESCRIPTOR_MODE_REQUIRED=y
|
CONFIG_INTEL_DESCRIPTOR_MODE_REQUIRED=y
|
||||||
|
CONFIG_PCIEXP_COMMON_CLOCK=y
|
||||||
CONFIG_SOUTHBRIDGE_INTEL_COMMON_RESET=y
|
CONFIG_SOUTHBRIDGE_INTEL_COMMON_RESET=y
|
||||||
CONFIG_SOUTHBRIDGE_INTEL_COMMON_RTC=y
|
CONFIG_SOUTHBRIDGE_INTEL_COMMON_RTC=y
|
||||||
CONFIG_SOUTHBRIDGE_INTEL_COMMON_PMCLIB=y
|
CONFIG_SOUTHBRIDGE_INTEL_COMMON_PMCLIB=y
|
||||||
@@ -384,6 +389,7 @@ CONFIG_ARCH_VERSTAGE_X86_32=y
|
|||||||
CONFIG_ARCH_ROMSTAGE_X86_32=y
|
CONFIG_ARCH_ROMSTAGE_X86_32=y
|
||||||
CONFIG_ARCH_POSTCAR_X86_32=y
|
CONFIG_ARCH_POSTCAR_X86_32=y
|
||||||
CONFIG_ARCH_RAMSTAGE_X86_32=y
|
CONFIG_ARCH_RAMSTAGE_X86_32=y
|
||||||
|
CONFIG_ARCH_SMM_X86_32=y
|
||||||
CONFIG_ARCH_ALL_STAGES_X86_32=y
|
CONFIG_ARCH_ALL_STAGES_X86_32=y
|
||||||
CONFIG_HAVE_X86_64_SUPPORT=y
|
CONFIG_HAVE_X86_64_SUPPORT=y
|
||||||
CONFIG_RESERVED_PHYSICAL_ADDRESS_BITS_SUPPORT=y
|
CONFIG_RESERVED_PHYSICAL_ADDRESS_BITS_SUPPORT=y
|
||||||
@@ -403,6 +409,7 @@ CONFIG_X86_BOOTBLOCK_EXTRA_PROGRAM_SZ=0
|
|||||||
CONFIG_DEFAULT_EBDA_LOWMEM=0x100000
|
CONFIG_DEFAULT_EBDA_LOWMEM=0x100000
|
||||||
CONFIG_DEFAULT_EBDA_SEGMENT=0xF600
|
CONFIG_DEFAULT_EBDA_SEGMENT=0xF600
|
||||||
CONFIG_DEFAULT_EBDA_SIZE=0x400
|
CONFIG_DEFAULT_EBDA_SIZE=0x400
|
||||||
|
CONFIG_IOAPIC=y
|
||||||
# end of Chipset
|
# end of Chipset
|
||||||
|
|
||||||
#
|
#
|
||||||
@@ -536,6 +543,11 @@ CONFIG_PCR_FW_VER=10
|
|||||||
CONFIG_PCR_RUNTIME_DATA=3
|
CONFIG_PCR_RUNTIME_DATA=3
|
||||||
# end of Trusted Platform Module
|
# end of Trusted Platform Module
|
||||||
|
|
||||||
|
#
|
||||||
|
# TCG storage
|
||||||
|
#
|
||||||
|
# end of TCG storage
|
||||||
|
|
||||||
#
|
#
|
||||||
# Memory initialization
|
# Memory initialization
|
||||||
#
|
#
|
||||||
@@ -547,7 +559,6 @@ CONFIG_SECURITY_CLEAR_DRAM_ON_REGULAR_BOOT=y
|
|||||||
CONFIG_BOOTMEDIA_LOCK_NONE=y
|
CONFIG_BOOTMEDIA_LOCK_NONE=y
|
||||||
# CONFIG_BOOTMEDIA_LOCK_CONTROLLER is not set
|
# CONFIG_BOOTMEDIA_LOCK_CONTROLLER is not set
|
||||||
# CONFIG_BOOTMEDIA_LOCK_CHIP is not set
|
# CONFIG_BOOTMEDIA_LOCK_CHIP is not set
|
||||||
# CONFIG_BOOTMEDIA_SMM_BWP is not set
|
|
||||||
# end of Security
|
# end of Security
|
||||||
|
|
||||||
CONFIG_ACPI_HAVE_PCAT_8259=y
|
CONFIG_ACPI_HAVE_PCAT_8259=y
|
||||||
@@ -598,7 +609,6 @@ CONFIG_HAVE_ACPI_RESUME=y
|
|||||||
CONFIG_RESUME_PATH_SAME_AS_BOOT=y
|
CONFIG_RESUME_PATH_SAME_AS_BOOT=y
|
||||||
CONFIG_HAVE_MONOTONIC_TIMER=y
|
CONFIG_HAVE_MONOTONIC_TIMER=y
|
||||||
CONFIG_HAVE_OPTION_TABLE=y
|
CONFIG_HAVE_OPTION_TABLE=y
|
||||||
CONFIG_IOAPIC=y
|
|
||||||
CONFIG_USE_WATCHDOG_ON_BOOT=y
|
CONFIG_USE_WATCHDOG_ON_BOOT=y
|
||||||
|
|
||||||
#
|
#
|
||||||
@@ -661,9 +671,11 @@ CONFIG_DECOMPRESS_OFAST=y
|
|||||||
# Boot Logo Configuration
|
# Boot Logo Configuration
|
||||||
#
|
#
|
||||||
# CONFIG_BMP_LOGO is not set
|
# CONFIG_BMP_LOGO is not set
|
||||||
|
CONFIG_PLATFORM_POST_RENDER_DELAY_SEC=5
|
||||||
|
# CONFIG_PLATFORM_HAS_SECONDARY_BOOT_INDICATOR_LOGO is not set
|
||||||
|
# CONFIG_FRAMEBUFFER_SPLASH_TEXT is not set
|
||||||
# end of Boot Logo Configuration
|
# end of Boot Logo Configuration
|
||||||
|
|
||||||
CONFIG_WARNINGS_ARE_ERRORS=y
|
|
||||||
CONFIG_MAX_REBOOT_CNT=3
|
CONFIG_MAX_REBOOT_CNT=3
|
||||||
CONFIG_RELOCATABLE_MODULES=y
|
CONFIG_RELOCATABLE_MODULES=y
|
||||||
CONFIG_GENERIC_GPIO_LIB=y
|
CONFIG_GENERIC_GPIO_LIB=y
|
||||||
|
|||||||
@@ -101,6 +101,7 @@ CONFIG_VENDOR_DELL=y
|
|||||||
# CONFIG_VENDOR_PRODRIVE is not set
|
# CONFIG_VENDOR_PRODRIVE is not set
|
||||||
# CONFIG_VENDOR_PROTECTLI is not set
|
# CONFIG_VENDOR_PROTECTLI is not set
|
||||||
# CONFIG_VENDOR_PURISM is not set
|
# CONFIG_VENDOR_PURISM is not set
|
||||||
|
# CONFIG_VENDOR_QOTOM is not set
|
||||||
# CONFIG_VENDOR_RAPTOR_CS is not set
|
# CONFIG_VENDOR_RAPTOR_CS is not set
|
||||||
# CONFIG_VENDOR_RAZER is not set
|
# CONFIG_VENDOR_RAZER is not set
|
||||||
# CONFIG_VENDOR_RODA is not set
|
# CONFIG_VENDOR_RODA is not set
|
||||||
@@ -155,6 +156,7 @@ CONFIG_BOOT_DEVICE_SPI_FLASH_BUS=0
|
|||||||
# CONFIG_BOARD_DELL_E4300 is not set
|
# CONFIG_BOARD_DELL_E4300 is not set
|
||||||
# CONFIG_BOARD_DELL_E6400 is not set
|
# CONFIG_BOARD_DELL_E6400 is not set
|
||||||
# CONFIG_BOARD_DELL_LATITUDE_E7240 is not set
|
# CONFIG_BOARD_DELL_LATITUDE_E7240 is not set
|
||||||
|
# CONFIG_BOARD_DELL_OPTIPLEX_3040 is not set
|
||||||
# CONFIG_BOARD_DELL_OPTIPLEX_780_MT is not set
|
# CONFIG_BOARD_DELL_OPTIPLEX_780_MT is not set
|
||||||
# CONFIG_BOARD_DELL_OPTIPLEX_780_USFF is not set
|
# CONFIG_BOARD_DELL_OPTIPLEX_780_USFF is not set
|
||||||
# CONFIG_BOARD_DELL_OPTIPLEX_9020_SFF is not set
|
# CONFIG_BOARD_DELL_OPTIPLEX_9020_SFF is not set
|
||||||
@@ -203,7 +205,9 @@ CONFIG_D3COLD_SUPPORT=y
|
|||||||
# CONFIG_DRIVERS_UART_8250IO is not set
|
# CONFIG_DRIVERS_UART_8250IO is not set
|
||||||
CONFIG_PC_CMOS_BASE_PORT_BANK1=0x72
|
CONFIG_PC_CMOS_BASE_PORT_BANK1=0x72
|
||||||
CONFIG_HEAP_SIZE=0x100000
|
CONFIG_HEAP_SIZE=0x100000
|
||||||
|
# CONFIG_BOOTMEDIA_SMM_BWP is not set
|
||||||
# CONFIG_DRIVERS_EFI_FW_INFO is not set
|
# CONFIG_DRIVERS_EFI_FW_INFO is not set
|
||||||
|
# CONFIG_TCG_OPAL_S3_UNLOCK is not set
|
||||||
CONFIG_BOARD_ROMSIZE_KB_6144=y
|
CONFIG_BOARD_ROMSIZE_KB_6144=y
|
||||||
# CONFIG_COREBOOT_ROMSIZE_KB_256 is not set
|
# CONFIG_COREBOOT_ROMSIZE_KB_256 is not set
|
||||||
# CONFIG_COREBOOT_ROMSIZE_KB_512 is not set
|
# CONFIG_COREBOOT_ROMSIZE_KB_512 is not set
|
||||||
@@ -261,10 +265,6 @@ CONFIG_INTEL_GMA_BCLM_WIDTH=16
|
|||||||
CONFIG_BOOTBLOCK_IN_CBFS=y
|
CONFIG_BOOTBLOCK_IN_CBFS=y
|
||||||
CONFIG_DCACHE_RAM_MRC_VAR_SIZE=0x0
|
CONFIG_DCACHE_RAM_MRC_VAR_SIZE=0x0
|
||||||
CONFIG_HPET_MIN_TICKS=0x80
|
CONFIG_HPET_MIN_TICKS=0x80
|
||||||
CONFIG_FIXED_MCHBAR_MMIO_BASE=0xfed10000
|
|
||||||
CONFIG_FIXED_DMIBAR_MMIO_BASE=0xfed18000
|
|
||||||
CONFIG_FIXED_EPBAR_MMIO_BASE=0xfed19000
|
|
||||||
CONFIG_PCIEXP_COMMON_CLOCK=y
|
|
||||||
CONFIG_SOC_PHYSICAL_ADDRESS_WIDTH=0
|
CONFIG_SOC_PHYSICAL_ADDRESS_WIDTH=0
|
||||||
CONFIG_RAMSTAGE_CBFS_CACHE_SIZE=0x4000
|
CONFIG_RAMSTAGE_CBFS_CACHE_SIZE=0x4000
|
||||||
CONFIG_CBFS_CACHE_ALIGN=8
|
CONFIG_CBFS_CACHE_ALIGN=8
|
||||||
@@ -294,6 +294,7 @@ CONFIG_TSC_SYNC_MFENCE=y
|
|||||||
CONFIG_HAVE_SMI_HANDLER=y
|
CONFIG_HAVE_SMI_HANDLER=y
|
||||||
CONFIG_NEED_SMALL_2MB_PAGE_TABLES=y
|
CONFIG_NEED_SMALL_2MB_PAGE_TABLES=y
|
||||||
CONFIG_SMM_TSEG=y
|
CONFIG_SMM_TSEG=y
|
||||||
|
CONFIG_SMM_OPAL_S3_STATE_SMRAM_SIZE=0x0
|
||||||
CONFIG_SMM_PCI_RESOURCE_STORE_NUM_SLOTS=8
|
CONFIG_SMM_PCI_RESOURCE_STORE_NUM_SLOTS=8
|
||||||
CONFIG_AP_STACK_SIZE=0x800
|
CONFIG_AP_STACK_SIZE=0x800
|
||||||
CONFIG_SMP=y
|
CONFIG_SMP=y
|
||||||
@@ -309,6 +310,9 @@ CONFIG_CPU_MICROCODE_CBFS_DEFAULT_BINS=y
|
|||||||
#
|
#
|
||||||
# Northbridge
|
# Northbridge
|
||||||
#
|
#
|
||||||
|
CONFIG_FIXED_MCHBAR_MMIO_BASE=0xfed10000
|
||||||
|
CONFIG_FIXED_DMIBAR_MMIO_BASE=0xfed18000
|
||||||
|
CONFIG_FIXED_EPBAR_MMIO_BASE=0xfed19000
|
||||||
CONFIG_USE_NATIVE_RAMINIT=y
|
CONFIG_USE_NATIVE_RAMINIT=y
|
||||||
CONFIG_NORTHBRIDGE_INTEL_SANDYBRIDGE=y
|
CONFIG_NORTHBRIDGE_INTEL_SANDYBRIDGE=y
|
||||||
# CONFIG_NATIVE_RAMINIT_IGNORE_MAX_MEM_FUSES is not set
|
# CONFIG_NATIVE_RAMINIT_IGNORE_MAX_MEM_FUSES is not set
|
||||||
@@ -330,6 +334,7 @@ CONFIG_SOUTHBRIDGE_INTEL_BD82X6X=y
|
|||||||
# CONFIG_HIDE_MEI_ON_ERROR is not set
|
# CONFIG_HIDE_MEI_ON_ERROR is not set
|
||||||
CONFIG_PCIEXP_HOTPLUG=y
|
CONFIG_PCIEXP_HOTPLUG=y
|
||||||
CONFIG_INTEL_DESCRIPTOR_MODE_REQUIRED=y
|
CONFIG_INTEL_DESCRIPTOR_MODE_REQUIRED=y
|
||||||
|
CONFIG_PCIEXP_COMMON_CLOCK=y
|
||||||
CONFIG_SOUTHBRIDGE_INTEL_COMMON_RESET=y
|
CONFIG_SOUTHBRIDGE_INTEL_COMMON_RESET=y
|
||||||
CONFIG_SOUTHBRIDGE_INTEL_COMMON_RTC=y
|
CONFIG_SOUTHBRIDGE_INTEL_COMMON_RTC=y
|
||||||
CONFIG_SOUTHBRIDGE_INTEL_COMMON_PMCLIB=y
|
CONFIG_SOUTHBRIDGE_INTEL_COMMON_PMCLIB=y
|
||||||
@@ -382,6 +387,7 @@ CONFIG_ARCH_VERSTAGE_X86_32=y
|
|||||||
CONFIG_ARCH_ROMSTAGE_X86_32=y
|
CONFIG_ARCH_ROMSTAGE_X86_32=y
|
||||||
CONFIG_ARCH_POSTCAR_X86_32=y
|
CONFIG_ARCH_POSTCAR_X86_32=y
|
||||||
CONFIG_ARCH_RAMSTAGE_X86_32=y
|
CONFIG_ARCH_RAMSTAGE_X86_32=y
|
||||||
|
CONFIG_ARCH_SMM_X86_32=y
|
||||||
CONFIG_ARCH_ALL_STAGES_X86_32=y
|
CONFIG_ARCH_ALL_STAGES_X86_32=y
|
||||||
CONFIG_HAVE_X86_64_SUPPORT=y
|
CONFIG_HAVE_X86_64_SUPPORT=y
|
||||||
CONFIG_RESERVED_PHYSICAL_ADDRESS_BITS_SUPPORT=y
|
CONFIG_RESERVED_PHYSICAL_ADDRESS_BITS_SUPPORT=y
|
||||||
@@ -401,6 +407,7 @@ CONFIG_X86_BOOTBLOCK_EXTRA_PROGRAM_SZ=0
|
|||||||
CONFIG_DEFAULT_EBDA_LOWMEM=0x100000
|
CONFIG_DEFAULT_EBDA_LOWMEM=0x100000
|
||||||
CONFIG_DEFAULT_EBDA_SEGMENT=0xF600
|
CONFIG_DEFAULT_EBDA_SEGMENT=0xF600
|
||||||
CONFIG_DEFAULT_EBDA_SIZE=0x400
|
CONFIG_DEFAULT_EBDA_SIZE=0x400
|
||||||
|
CONFIG_IOAPIC=y
|
||||||
# end of Chipset
|
# end of Chipset
|
||||||
|
|
||||||
#
|
#
|
||||||
@@ -533,6 +540,11 @@ CONFIG_PCR_FW_VER=10
|
|||||||
CONFIG_PCR_RUNTIME_DATA=3
|
CONFIG_PCR_RUNTIME_DATA=3
|
||||||
# end of Trusted Platform Module
|
# end of Trusted Platform Module
|
||||||
|
|
||||||
|
#
|
||||||
|
# TCG storage
|
||||||
|
#
|
||||||
|
# end of TCG storage
|
||||||
|
|
||||||
#
|
#
|
||||||
# Memory initialization
|
# Memory initialization
|
||||||
#
|
#
|
||||||
@@ -544,7 +556,6 @@ CONFIG_SECURITY_CLEAR_DRAM_ON_REGULAR_BOOT=y
|
|||||||
CONFIG_BOOTMEDIA_LOCK_NONE=y
|
CONFIG_BOOTMEDIA_LOCK_NONE=y
|
||||||
# CONFIG_BOOTMEDIA_LOCK_CONTROLLER is not set
|
# CONFIG_BOOTMEDIA_LOCK_CONTROLLER is not set
|
||||||
# CONFIG_BOOTMEDIA_LOCK_CHIP is not set
|
# CONFIG_BOOTMEDIA_LOCK_CHIP is not set
|
||||||
# CONFIG_BOOTMEDIA_SMM_BWP is not set
|
|
||||||
# end of Security
|
# end of Security
|
||||||
|
|
||||||
CONFIG_ACPI_HAVE_PCAT_8259=y
|
CONFIG_ACPI_HAVE_PCAT_8259=y
|
||||||
@@ -595,7 +606,6 @@ CONFIG_HAVE_ACPI_RESUME=y
|
|||||||
CONFIG_RESUME_PATH_SAME_AS_BOOT=y
|
CONFIG_RESUME_PATH_SAME_AS_BOOT=y
|
||||||
CONFIG_HAVE_MONOTONIC_TIMER=y
|
CONFIG_HAVE_MONOTONIC_TIMER=y
|
||||||
CONFIG_HAVE_OPTION_TABLE=y
|
CONFIG_HAVE_OPTION_TABLE=y
|
||||||
CONFIG_IOAPIC=y
|
|
||||||
CONFIG_USE_WATCHDOG_ON_BOOT=y
|
CONFIG_USE_WATCHDOG_ON_BOOT=y
|
||||||
|
|
||||||
#
|
#
|
||||||
@@ -658,9 +668,11 @@ CONFIG_DECOMPRESS_OFAST=y
|
|||||||
# Boot Logo Configuration
|
# Boot Logo Configuration
|
||||||
#
|
#
|
||||||
# CONFIG_BMP_LOGO is not set
|
# CONFIG_BMP_LOGO is not set
|
||||||
|
CONFIG_PLATFORM_POST_RENDER_DELAY_SEC=5
|
||||||
|
# CONFIG_PLATFORM_HAS_SECONDARY_BOOT_INDICATOR_LOGO is not set
|
||||||
|
# CONFIG_FRAMEBUFFER_SPLASH_TEXT is not set
|
||||||
# end of Boot Logo Configuration
|
# end of Boot Logo Configuration
|
||||||
|
|
||||||
CONFIG_WARNINGS_ARE_ERRORS=y
|
|
||||||
CONFIG_MAX_REBOOT_CNT=3
|
CONFIG_MAX_REBOOT_CNT=3
|
||||||
CONFIG_RELOCATABLE_MODULES=y
|
CONFIG_RELOCATABLE_MODULES=y
|
||||||
CONFIG_GENERIC_GPIO_LIB=y
|
CONFIG_GENERIC_GPIO_LIB=y
|
||||||
|
|||||||
@@ -101,6 +101,7 @@ CONFIG_VENDOR_DELL=y
|
|||||||
# CONFIG_VENDOR_PRODRIVE is not set
|
# CONFIG_VENDOR_PRODRIVE is not set
|
||||||
# CONFIG_VENDOR_PROTECTLI is not set
|
# CONFIG_VENDOR_PROTECTLI is not set
|
||||||
# CONFIG_VENDOR_PURISM is not set
|
# CONFIG_VENDOR_PURISM is not set
|
||||||
|
# CONFIG_VENDOR_QOTOM is not set
|
||||||
# CONFIG_VENDOR_RAPTOR_CS is not set
|
# CONFIG_VENDOR_RAPTOR_CS is not set
|
||||||
# CONFIG_VENDOR_RAZER is not set
|
# CONFIG_VENDOR_RAZER is not set
|
||||||
# CONFIG_VENDOR_RODA is not set
|
# CONFIG_VENDOR_RODA is not set
|
||||||
@@ -157,6 +158,7 @@ CONFIG_BOOT_DEVICE_SPI_FLASH_BUS=0
|
|||||||
# CONFIG_BOARD_DELL_E4300 is not set
|
# CONFIG_BOARD_DELL_E4300 is not set
|
||||||
# CONFIG_BOARD_DELL_E6400 is not set
|
# CONFIG_BOARD_DELL_E6400 is not set
|
||||||
# CONFIG_BOARD_DELL_LATITUDE_E7240 is not set
|
# CONFIG_BOARD_DELL_LATITUDE_E7240 is not set
|
||||||
|
# CONFIG_BOARD_DELL_OPTIPLEX_3040 is not set
|
||||||
# CONFIG_BOARD_DELL_OPTIPLEX_780_MT is not set
|
# CONFIG_BOARD_DELL_OPTIPLEX_780_MT is not set
|
||||||
# CONFIG_BOARD_DELL_OPTIPLEX_780_USFF is not set
|
# CONFIG_BOARD_DELL_OPTIPLEX_780_USFF is not set
|
||||||
# CONFIG_BOARD_DELL_OPTIPLEX_9020_SFF is not set
|
# CONFIG_BOARD_DELL_OPTIPLEX_9020_SFF is not set
|
||||||
@@ -205,7 +207,9 @@ CONFIG_D3COLD_SUPPORT=y
|
|||||||
# CONFIG_DRIVERS_UART_8250IO is not set
|
# CONFIG_DRIVERS_UART_8250IO is not set
|
||||||
CONFIG_PC_CMOS_BASE_PORT_BANK1=0x72
|
CONFIG_PC_CMOS_BASE_PORT_BANK1=0x72
|
||||||
CONFIG_HEAP_SIZE=0x100000
|
CONFIG_HEAP_SIZE=0x100000
|
||||||
|
# CONFIG_BOOTMEDIA_SMM_BWP is not set
|
||||||
# CONFIG_DRIVERS_EFI_FW_INFO is not set
|
# CONFIG_DRIVERS_EFI_FW_INFO is not set
|
||||||
|
# CONFIG_TCG_OPAL_S3_UNLOCK is not set
|
||||||
CONFIG_BOARD_ROMSIZE_KB_6144=y
|
CONFIG_BOARD_ROMSIZE_KB_6144=y
|
||||||
# CONFIG_COREBOOT_ROMSIZE_KB_256 is not set
|
# CONFIG_COREBOOT_ROMSIZE_KB_256 is not set
|
||||||
# CONFIG_COREBOOT_ROMSIZE_KB_512 is not set
|
# CONFIG_COREBOOT_ROMSIZE_KB_512 is not set
|
||||||
@@ -263,10 +267,6 @@ CONFIG_INTEL_GMA_BCLM_WIDTH=16
|
|||||||
CONFIG_BOOTBLOCK_IN_CBFS=y
|
CONFIG_BOOTBLOCK_IN_CBFS=y
|
||||||
CONFIG_DCACHE_RAM_MRC_VAR_SIZE=0x0
|
CONFIG_DCACHE_RAM_MRC_VAR_SIZE=0x0
|
||||||
CONFIG_HPET_MIN_TICKS=0x80
|
CONFIG_HPET_MIN_TICKS=0x80
|
||||||
CONFIG_FIXED_MCHBAR_MMIO_BASE=0xfed10000
|
|
||||||
CONFIG_FIXED_DMIBAR_MMIO_BASE=0xfed18000
|
|
||||||
CONFIG_FIXED_EPBAR_MMIO_BASE=0xfed19000
|
|
||||||
CONFIG_PCIEXP_COMMON_CLOCK=y
|
|
||||||
CONFIG_SOC_PHYSICAL_ADDRESS_WIDTH=0
|
CONFIG_SOC_PHYSICAL_ADDRESS_WIDTH=0
|
||||||
CONFIG_RAMSTAGE_CBFS_CACHE_SIZE=0x4000
|
CONFIG_RAMSTAGE_CBFS_CACHE_SIZE=0x4000
|
||||||
CONFIG_CBFS_CACHE_ALIGN=8
|
CONFIG_CBFS_CACHE_ALIGN=8
|
||||||
@@ -296,6 +296,7 @@ CONFIG_TSC_SYNC_MFENCE=y
|
|||||||
CONFIG_HAVE_SMI_HANDLER=y
|
CONFIG_HAVE_SMI_HANDLER=y
|
||||||
CONFIG_NEED_SMALL_2MB_PAGE_TABLES=y
|
CONFIG_NEED_SMALL_2MB_PAGE_TABLES=y
|
||||||
CONFIG_SMM_TSEG=y
|
CONFIG_SMM_TSEG=y
|
||||||
|
CONFIG_SMM_OPAL_S3_STATE_SMRAM_SIZE=0x0
|
||||||
CONFIG_SMM_PCI_RESOURCE_STORE_NUM_SLOTS=8
|
CONFIG_SMM_PCI_RESOURCE_STORE_NUM_SLOTS=8
|
||||||
CONFIG_AP_STACK_SIZE=0x800
|
CONFIG_AP_STACK_SIZE=0x800
|
||||||
CONFIG_SMP=y
|
CONFIG_SMP=y
|
||||||
@@ -311,6 +312,9 @@ CONFIG_CPU_MICROCODE_CBFS_DEFAULT_BINS=y
|
|||||||
#
|
#
|
||||||
# Northbridge
|
# Northbridge
|
||||||
#
|
#
|
||||||
|
CONFIG_FIXED_MCHBAR_MMIO_BASE=0xfed10000
|
||||||
|
CONFIG_FIXED_DMIBAR_MMIO_BASE=0xfed18000
|
||||||
|
CONFIG_FIXED_EPBAR_MMIO_BASE=0xfed19000
|
||||||
CONFIG_USE_NATIVE_RAMINIT=y
|
CONFIG_USE_NATIVE_RAMINIT=y
|
||||||
CONFIG_NORTHBRIDGE_INTEL_SANDYBRIDGE=y
|
CONFIG_NORTHBRIDGE_INTEL_SANDYBRIDGE=y
|
||||||
# CONFIG_NATIVE_RAMINIT_IGNORE_MAX_MEM_FUSES is not set
|
# CONFIG_NATIVE_RAMINIT_IGNORE_MAX_MEM_FUSES is not set
|
||||||
@@ -332,6 +336,7 @@ CONFIG_SOUTHBRIDGE_INTEL_BD82X6X=y
|
|||||||
# CONFIG_HIDE_MEI_ON_ERROR is not set
|
# CONFIG_HIDE_MEI_ON_ERROR is not set
|
||||||
CONFIG_PCIEXP_HOTPLUG=y
|
CONFIG_PCIEXP_HOTPLUG=y
|
||||||
CONFIG_INTEL_DESCRIPTOR_MODE_REQUIRED=y
|
CONFIG_INTEL_DESCRIPTOR_MODE_REQUIRED=y
|
||||||
|
CONFIG_PCIEXP_COMMON_CLOCK=y
|
||||||
CONFIG_SOUTHBRIDGE_INTEL_COMMON_RESET=y
|
CONFIG_SOUTHBRIDGE_INTEL_COMMON_RESET=y
|
||||||
CONFIG_SOUTHBRIDGE_INTEL_COMMON_RTC=y
|
CONFIG_SOUTHBRIDGE_INTEL_COMMON_RTC=y
|
||||||
CONFIG_SOUTHBRIDGE_INTEL_COMMON_PMCLIB=y
|
CONFIG_SOUTHBRIDGE_INTEL_COMMON_PMCLIB=y
|
||||||
@@ -384,6 +389,7 @@ CONFIG_ARCH_VERSTAGE_X86_32=y
|
|||||||
CONFIG_ARCH_ROMSTAGE_X86_32=y
|
CONFIG_ARCH_ROMSTAGE_X86_32=y
|
||||||
CONFIG_ARCH_POSTCAR_X86_32=y
|
CONFIG_ARCH_POSTCAR_X86_32=y
|
||||||
CONFIG_ARCH_RAMSTAGE_X86_32=y
|
CONFIG_ARCH_RAMSTAGE_X86_32=y
|
||||||
|
CONFIG_ARCH_SMM_X86_32=y
|
||||||
CONFIG_ARCH_ALL_STAGES_X86_32=y
|
CONFIG_ARCH_ALL_STAGES_X86_32=y
|
||||||
CONFIG_HAVE_X86_64_SUPPORT=y
|
CONFIG_HAVE_X86_64_SUPPORT=y
|
||||||
CONFIG_RESERVED_PHYSICAL_ADDRESS_BITS_SUPPORT=y
|
CONFIG_RESERVED_PHYSICAL_ADDRESS_BITS_SUPPORT=y
|
||||||
@@ -403,6 +409,7 @@ CONFIG_X86_BOOTBLOCK_EXTRA_PROGRAM_SZ=0
|
|||||||
CONFIG_DEFAULT_EBDA_LOWMEM=0x100000
|
CONFIG_DEFAULT_EBDA_LOWMEM=0x100000
|
||||||
CONFIG_DEFAULT_EBDA_SEGMENT=0xF600
|
CONFIG_DEFAULT_EBDA_SEGMENT=0xF600
|
||||||
CONFIG_DEFAULT_EBDA_SIZE=0x400
|
CONFIG_DEFAULT_EBDA_SIZE=0x400
|
||||||
|
CONFIG_IOAPIC=y
|
||||||
# end of Chipset
|
# end of Chipset
|
||||||
|
|
||||||
#
|
#
|
||||||
@@ -536,6 +543,11 @@ CONFIG_PCR_FW_VER=10
|
|||||||
CONFIG_PCR_RUNTIME_DATA=3
|
CONFIG_PCR_RUNTIME_DATA=3
|
||||||
# end of Trusted Platform Module
|
# end of Trusted Platform Module
|
||||||
|
|
||||||
|
#
|
||||||
|
# TCG storage
|
||||||
|
#
|
||||||
|
# end of TCG storage
|
||||||
|
|
||||||
#
|
#
|
||||||
# Memory initialization
|
# Memory initialization
|
||||||
#
|
#
|
||||||
@@ -547,7 +559,6 @@ CONFIG_SECURITY_CLEAR_DRAM_ON_REGULAR_BOOT=y
|
|||||||
CONFIG_BOOTMEDIA_LOCK_NONE=y
|
CONFIG_BOOTMEDIA_LOCK_NONE=y
|
||||||
# CONFIG_BOOTMEDIA_LOCK_CONTROLLER is not set
|
# CONFIG_BOOTMEDIA_LOCK_CONTROLLER is not set
|
||||||
# CONFIG_BOOTMEDIA_LOCK_CHIP is not set
|
# CONFIG_BOOTMEDIA_LOCK_CHIP is not set
|
||||||
# CONFIG_BOOTMEDIA_SMM_BWP is not set
|
|
||||||
# end of Security
|
# end of Security
|
||||||
|
|
||||||
CONFIG_ACPI_HAVE_PCAT_8259=y
|
CONFIG_ACPI_HAVE_PCAT_8259=y
|
||||||
@@ -598,7 +609,6 @@ CONFIG_HAVE_ACPI_RESUME=y
|
|||||||
CONFIG_RESUME_PATH_SAME_AS_BOOT=y
|
CONFIG_RESUME_PATH_SAME_AS_BOOT=y
|
||||||
CONFIG_HAVE_MONOTONIC_TIMER=y
|
CONFIG_HAVE_MONOTONIC_TIMER=y
|
||||||
CONFIG_HAVE_OPTION_TABLE=y
|
CONFIG_HAVE_OPTION_TABLE=y
|
||||||
CONFIG_IOAPIC=y
|
|
||||||
CONFIG_USE_WATCHDOG_ON_BOOT=y
|
CONFIG_USE_WATCHDOG_ON_BOOT=y
|
||||||
|
|
||||||
#
|
#
|
||||||
@@ -661,9 +671,11 @@ CONFIG_DECOMPRESS_OFAST=y
|
|||||||
# Boot Logo Configuration
|
# Boot Logo Configuration
|
||||||
#
|
#
|
||||||
# CONFIG_BMP_LOGO is not set
|
# CONFIG_BMP_LOGO is not set
|
||||||
|
CONFIG_PLATFORM_POST_RENDER_DELAY_SEC=5
|
||||||
|
# CONFIG_PLATFORM_HAS_SECONDARY_BOOT_INDICATOR_LOGO is not set
|
||||||
|
# CONFIG_FRAMEBUFFER_SPLASH_TEXT is not set
|
||||||
# end of Boot Logo Configuration
|
# end of Boot Logo Configuration
|
||||||
|
|
||||||
CONFIG_WARNINGS_ARE_ERRORS=y
|
|
||||||
CONFIG_MAX_REBOOT_CNT=3
|
CONFIG_MAX_REBOOT_CNT=3
|
||||||
CONFIG_RELOCATABLE_MODULES=y
|
CONFIG_RELOCATABLE_MODULES=y
|
||||||
CONFIG_GENERIC_GPIO_LIB=y
|
CONFIG_GENERIC_GPIO_LIB=y
|
||||||
|
|||||||
@@ -101,6 +101,7 @@ CONFIG_VENDOR_DELL=y
|
|||||||
# CONFIG_VENDOR_PRODRIVE is not set
|
# CONFIG_VENDOR_PRODRIVE is not set
|
||||||
# CONFIG_VENDOR_PROTECTLI is not set
|
# CONFIG_VENDOR_PROTECTLI is not set
|
||||||
# CONFIG_VENDOR_PURISM is not set
|
# CONFIG_VENDOR_PURISM is not set
|
||||||
|
# CONFIG_VENDOR_QOTOM is not set
|
||||||
# CONFIG_VENDOR_RAPTOR_CS is not set
|
# CONFIG_VENDOR_RAPTOR_CS is not set
|
||||||
# CONFIG_VENDOR_RAZER is not set
|
# CONFIG_VENDOR_RAZER is not set
|
||||||
# CONFIG_VENDOR_RODA is not set
|
# CONFIG_VENDOR_RODA is not set
|
||||||
@@ -155,6 +156,7 @@ CONFIG_BOOT_DEVICE_SPI_FLASH_BUS=0
|
|||||||
# CONFIG_BOARD_DELL_E4300 is not set
|
# CONFIG_BOARD_DELL_E4300 is not set
|
||||||
# CONFIG_BOARD_DELL_E6400 is not set
|
# CONFIG_BOARD_DELL_E6400 is not set
|
||||||
# CONFIG_BOARD_DELL_LATITUDE_E7240 is not set
|
# CONFIG_BOARD_DELL_LATITUDE_E7240 is not set
|
||||||
|
# CONFIG_BOARD_DELL_OPTIPLEX_3040 is not set
|
||||||
# CONFIG_BOARD_DELL_OPTIPLEX_780_MT is not set
|
# CONFIG_BOARD_DELL_OPTIPLEX_780_MT is not set
|
||||||
# CONFIG_BOARD_DELL_OPTIPLEX_780_USFF is not set
|
# CONFIG_BOARD_DELL_OPTIPLEX_780_USFF is not set
|
||||||
# CONFIG_BOARD_DELL_OPTIPLEX_9020_SFF is not set
|
# CONFIG_BOARD_DELL_OPTIPLEX_9020_SFF is not set
|
||||||
@@ -203,7 +205,9 @@ CONFIG_D3COLD_SUPPORT=y
|
|||||||
# CONFIG_DRIVERS_UART_8250IO is not set
|
# CONFIG_DRIVERS_UART_8250IO is not set
|
||||||
CONFIG_PC_CMOS_BASE_PORT_BANK1=0x72
|
CONFIG_PC_CMOS_BASE_PORT_BANK1=0x72
|
||||||
CONFIG_HEAP_SIZE=0x100000
|
CONFIG_HEAP_SIZE=0x100000
|
||||||
|
# CONFIG_BOOTMEDIA_SMM_BWP is not set
|
||||||
# CONFIG_DRIVERS_EFI_FW_INFO is not set
|
# CONFIG_DRIVERS_EFI_FW_INFO is not set
|
||||||
|
# CONFIG_TCG_OPAL_S3_UNLOCK is not set
|
||||||
CONFIG_BOARD_ROMSIZE_KB_6144=y
|
CONFIG_BOARD_ROMSIZE_KB_6144=y
|
||||||
# CONFIG_COREBOOT_ROMSIZE_KB_256 is not set
|
# CONFIG_COREBOOT_ROMSIZE_KB_256 is not set
|
||||||
# CONFIG_COREBOOT_ROMSIZE_KB_512 is not set
|
# CONFIG_COREBOOT_ROMSIZE_KB_512 is not set
|
||||||
@@ -261,10 +265,6 @@ CONFIG_INTEL_GMA_BCLM_WIDTH=16
|
|||||||
CONFIG_BOOTBLOCK_IN_CBFS=y
|
CONFIG_BOOTBLOCK_IN_CBFS=y
|
||||||
CONFIG_DCACHE_RAM_MRC_VAR_SIZE=0x0
|
CONFIG_DCACHE_RAM_MRC_VAR_SIZE=0x0
|
||||||
CONFIG_HPET_MIN_TICKS=0x80
|
CONFIG_HPET_MIN_TICKS=0x80
|
||||||
CONFIG_FIXED_MCHBAR_MMIO_BASE=0xfed10000
|
|
||||||
CONFIG_FIXED_DMIBAR_MMIO_BASE=0xfed18000
|
|
||||||
CONFIG_FIXED_EPBAR_MMIO_BASE=0xfed19000
|
|
||||||
CONFIG_PCIEXP_COMMON_CLOCK=y
|
|
||||||
CONFIG_SOC_PHYSICAL_ADDRESS_WIDTH=0
|
CONFIG_SOC_PHYSICAL_ADDRESS_WIDTH=0
|
||||||
CONFIG_RAMSTAGE_CBFS_CACHE_SIZE=0x4000
|
CONFIG_RAMSTAGE_CBFS_CACHE_SIZE=0x4000
|
||||||
CONFIG_CBFS_CACHE_ALIGN=8
|
CONFIG_CBFS_CACHE_ALIGN=8
|
||||||
@@ -294,6 +294,7 @@ CONFIG_TSC_SYNC_MFENCE=y
|
|||||||
CONFIG_HAVE_SMI_HANDLER=y
|
CONFIG_HAVE_SMI_HANDLER=y
|
||||||
CONFIG_NEED_SMALL_2MB_PAGE_TABLES=y
|
CONFIG_NEED_SMALL_2MB_PAGE_TABLES=y
|
||||||
CONFIG_SMM_TSEG=y
|
CONFIG_SMM_TSEG=y
|
||||||
|
CONFIG_SMM_OPAL_S3_STATE_SMRAM_SIZE=0x0
|
||||||
CONFIG_SMM_PCI_RESOURCE_STORE_NUM_SLOTS=8
|
CONFIG_SMM_PCI_RESOURCE_STORE_NUM_SLOTS=8
|
||||||
CONFIG_AP_STACK_SIZE=0x800
|
CONFIG_AP_STACK_SIZE=0x800
|
||||||
CONFIG_SMP=y
|
CONFIG_SMP=y
|
||||||
@@ -309,6 +310,9 @@ CONFIG_CPU_MICROCODE_CBFS_DEFAULT_BINS=y
|
|||||||
#
|
#
|
||||||
# Northbridge
|
# Northbridge
|
||||||
#
|
#
|
||||||
|
CONFIG_FIXED_MCHBAR_MMIO_BASE=0xfed10000
|
||||||
|
CONFIG_FIXED_DMIBAR_MMIO_BASE=0xfed18000
|
||||||
|
CONFIG_FIXED_EPBAR_MMIO_BASE=0xfed19000
|
||||||
CONFIG_USE_NATIVE_RAMINIT=y
|
CONFIG_USE_NATIVE_RAMINIT=y
|
||||||
CONFIG_NORTHBRIDGE_INTEL_SANDYBRIDGE=y
|
CONFIG_NORTHBRIDGE_INTEL_SANDYBRIDGE=y
|
||||||
# CONFIG_NATIVE_RAMINIT_IGNORE_MAX_MEM_FUSES is not set
|
# CONFIG_NATIVE_RAMINIT_IGNORE_MAX_MEM_FUSES is not set
|
||||||
@@ -330,6 +334,7 @@ CONFIG_SOUTHBRIDGE_INTEL_BD82X6X=y
|
|||||||
# CONFIG_HIDE_MEI_ON_ERROR is not set
|
# CONFIG_HIDE_MEI_ON_ERROR is not set
|
||||||
CONFIG_PCIEXP_HOTPLUG=y
|
CONFIG_PCIEXP_HOTPLUG=y
|
||||||
CONFIG_INTEL_DESCRIPTOR_MODE_REQUIRED=y
|
CONFIG_INTEL_DESCRIPTOR_MODE_REQUIRED=y
|
||||||
|
CONFIG_PCIEXP_COMMON_CLOCK=y
|
||||||
CONFIG_SOUTHBRIDGE_INTEL_COMMON_RESET=y
|
CONFIG_SOUTHBRIDGE_INTEL_COMMON_RESET=y
|
||||||
CONFIG_SOUTHBRIDGE_INTEL_COMMON_RTC=y
|
CONFIG_SOUTHBRIDGE_INTEL_COMMON_RTC=y
|
||||||
CONFIG_SOUTHBRIDGE_INTEL_COMMON_PMCLIB=y
|
CONFIG_SOUTHBRIDGE_INTEL_COMMON_PMCLIB=y
|
||||||
@@ -382,6 +387,7 @@ CONFIG_ARCH_VERSTAGE_X86_32=y
|
|||||||
CONFIG_ARCH_ROMSTAGE_X86_32=y
|
CONFIG_ARCH_ROMSTAGE_X86_32=y
|
||||||
CONFIG_ARCH_POSTCAR_X86_32=y
|
CONFIG_ARCH_POSTCAR_X86_32=y
|
||||||
CONFIG_ARCH_RAMSTAGE_X86_32=y
|
CONFIG_ARCH_RAMSTAGE_X86_32=y
|
||||||
|
CONFIG_ARCH_SMM_X86_32=y
|
||||||
CONFIG_ARCH_ALL_STAGES_X86_32=y
|
CONFIG_ARCH_ALL_STAGES_X86_32=y
|
||||||
CONFIG_HAVE_X86_64_SUPPORT=y
|
CONFIG_HAVE_X86_64_SUPPORT=y
|
||||||
CONFIG_RESERVED_PHYSICAL_ADDRESS_BITS_SUPPORT=y
|
CONFIG_RESERVED_PHYSICAL_ADDRESS_BITS_SUPPORT=y
|
||||||
@@ -401,6 +407,7 @@ CONFIG_X86_BOOTBLOCK_EXTRA_PROGRAM_SZ=0
|
|||||||
CONFIG_DEFAULT_EBDA_LOWMEM=0x100000
|
CONFIG_DEFAULT_EBDA_LOWMEM=0x100000
|
||||||
CONFIG_DEFAULT_EBDA_SEGMENT=0xF600
|
CONFIG_DEFAULT_EBDA_SEGMENT=0xF600
|
||||||
CONFIG_DEFAULT_EBDA_SIZE=0x400
|
CONFIG_DEFAULT_EBDA_SIZE=0x400
|
||||||
|
CONFIG_IOAPIC=y
|
||||||
# end of Chipset
|
# end of Chipset
|
||||||
|
|
||||||
#
|
#
|
||||||
@@ -533,6 +540,11 @@ CONFIG_PCR_FW_VER=10
|
|||||||
CONFIG_PCR_RUNTIME_DATA=3
|
CONFIG_PCR_RUNTIME_DATA=3
|
||||||
# end of Trusted Platform Module
|
# end of Trusted Platform Module
|
||||||
|
|
||||||
|
#
|
||||||
|
# TCG storage
|
||||||
|
#
|
||||||
|
# end of TCG storage
|
||||||
|
|
||||||
#
|
#
|
||||||
# Memory initialization
|
# Memory initialization
|
||||||
#
|
#
|
||||||
@@ -544,7 +556,6 @@ CONFIG_SECURITY_CLEAR_DRAM_ON_REGULAR_BOOT=y
|
|||||||
CONFIG_BOOTMEDIA_LOCK_NONE=y
|
CONFIG_BOOTMEDIA_LOCK_NONE=y
|
||||||
# CONFIG_BOOTMEDIA_LOCK_CONTROLLER is not set
|
# CONFIG_BOOTMEDIA_LOCK_CONTROLLER is not set
|
||||||
# CONFIG_BOOTMEDIA_LOCK_CHIP is not set
|
# CONFIG_BOOTMEDIA_LOCK_CHIP is not set
|
||||||
# CONFIG_BOOTMEDIA_SMM_BWP is not set
|
|
||||||
# end of Security
|
# end of Security
|
||||||
|
|
||||||
CONFIG_ACPI_HAVE_PCAT_8259=y
|
CONFIG_ACPI_HAVE_PCAT_8259=y
|
||||||
@@ -595,7 +606,6 @@ CONFIG_HAVE_ACPI_RESUME=y
|
|||||||
CONFIG_RESUME_PATH_SAME_AS_BOOT=y
|
CONFIG_RESUME_PATH_SAME_AS_BOOT=y
|
||||||
CONFIG_HAVE_MONOTONIC_TIMER=y
|
CONFIG_HAVE_MONOTONIC_TIMER=y
|
||||||
CONFIG_HAVE_OPTION_TABLE=y
|
CONFIG_HAVE_OPTION_TABLE=y
|
||||||
CONFIG_IOAPIC=y
|
|
||||||
CONFIG_USE_WATCHDOG_ON_BOOT=y
|
CONFIG_USE_WATCHDOG_ON_BOOT=y
|
||||||
|
|
||||||
#
|
#
|
||||||
@@ -658,9 +668,11 @@ CONFIG_DECOMPRESS_OFAST=y
|
|||||||
# Boot Logo Configuration
|
# Boot Logo Configuration
|
||||||
#
|
#
|
||||||
# CONFIG_BMP_LOGO is not set
|
# CONFIG_BMP_LOGO is not set
|
||||||
|
CONFIG_PLATFORM_POST_RENDER_DELAY_SEC=5
|
||||||
|
# CONFIG_PLATFORM_HAS_SECONDARY_BOOT_INDICATOR_LOGO is not set
|
||||||
|
# CONFIG_FRAMEBUFFER_SPLASH_TEXT is not set
|
||||||
# end of Boot Logo Configuration
|
# end of Boot Logo Configuration
|
||||||
|
|
||||||
CONFIG_WARNINGS_ARE_ERRORS=y
|
|
||||||
CONFIG_MAX_REBOOT_CNT=3
|
CONFIG_MAX_REBOOT_CNT=3
|
||||||
CONFIG_RELOCATABLE_MODULES=y
|
CONFIG_RELOCATABLE_MODULES=y
|
||||||
CONFIG_GENERIC_GPIO_LIB=y
|
CONFIG_GENERIC_GPIO_LIB=y
|
||||||
|
|||||||
@@ -101,6 +101,7 @@ CONFIG_VENDOR_DELL=y
|
|||||||
# CONFIG_VENDOR_PRODRIVE is not set
|
# CONFIG_VENDOR_PRODRIVE is not set
|
||||||
# CONFIG_VENDOR_PROTECTLI is not set
|
# CONFIG_VENDOR_PROTECTLI is not set
|
||||||
# CONFIG_VENDOR_PURISM is not set
|
# CONFIG_VENDOR_PURISM is not set
|
||||||
|
# CONFIG_VENDOR_QOTOM is not set
|
||||||
# CONFIG_VENDOR_RAPTOR_CS is not set
|
# CONFIG_VENDOR_RAPTOR_CS is not set
|
||||||
# CONFIG_VENDOR_RAZER is not set
|
# CONFIG_VENDOR_RAZER is not set
|
||||||
# CONFIG_VENDOR_RODA is not set
|
# CONFIG_VENDOR_RODA is not set
|
||||||
@@ -157,6 +158,7 @@ CONFIG_BOOT_DEVICE_SPI_FLASH_BUS=0
|
|||||||
# CONFIG_BOARD_DELL_E4300 is not set
|
# CONFIG_BOARD_DELL_E4300 is not set
|
||||||
# CONFIG_BOARD_DELL_E6400 is not set
|
# CONFIG_BOARD_DELL_E6400 is not set
|
||||||
# CONFIG_BOARD_DELL_LATITUDE_E7240 is not set
|
# CONFIG_BOARD_DELL_LATITUDE_E7240 is not set
|
||||||
|
# CONFIG_BOARD_DELL_OPTIPLEX_3040 is not set
|
||||||
# CONFIG_BOARD_DELL_OPTIPLEX_780_MT is not set
|
# CONFIG_BOARD_DELL_OPTIPLEX_780_MT is not set
|
||||||
# CONFIG_BOARD_DELL_OPTIPLEX_780_USFF is not set
|
# CONFIG_BOARD_DELL_OPTIPLEX_780_USFF is not set
|
||||||
# CONFIG_BOARD_DELL_OPTIPLEX_9020_SFF is not set
|
# CONFIG_BOARD_DELL_OPTIPLEX_9020_SFF is not set
|
||||||
@@ -205,7 +207,9 @@ CONFIG_D3COLD_SUPPORT=y
|
|||||||
# CONFIG_DRIVERS_UART_8250IO is not set
|
# CONFIG_DRIVERS_UART_8250IO is not set
|
||||||
CONFIG_PC_CMOS_BASE_PORT_BANK1=0x72
|
CONFIG_PC_CMOS_BASE_PORT_BANK1=0x72
|
||||||
CONFIG_HEAP_SIZE=0x100000
|
CONFIG_HEAP_SIZE=0x100000
|
||||||
|
# CONFIG_BOOTMEDIA_SMM_BWP is not set
|
||||||
# CONFIG_DRIVERS_EFI_FW_INFO is not set
|
# CONFIG_DRIVERS_EFI_FW_INFO is not set
|
||||||
|
# CONFIG_TCG_OPAL_S3_UNLOCK is not set
|
||||||
CONFIG_BOARD_ROMSIZE_KB_12288=y
|
CONFIG_BOARD_ROMSIZE_KB_12288=y
|
||||||
# CONFIG_COREBOOT_ROMSIZE_KB_256 is not set
|
# CONFIG_COREBOOT_ROMSIZE_KB_256 is not set
|
||||||
# CONFIG_COREBOOT_ROMSIZE_KB_512 is not set
|
# CONFIG_COREBOOT_ROMSIZE_KB_512 is not set
|
||||||
@@ -263,10 +267,6 @@ CONFIG_INTEL_GMA_BCLM_WIDTH=16
|
|||||||
CONFIG_BOOTBLOCK_IN_CBFS=y
|
CONFIG_BOOTBLOCK_IN_CBFS=y
|
||||||
CONFIG_DCACHE_RAM_MRC_VAR_SIZE=0x0
|
CONFIG_DCACHE_RAM_MRC_VAR_SIZE=0x0
|
||||||
CONFIG_HPET_MIN_TICKS=0x80
|
CONFIG_HPET_MIN_TICKS=0x80
|
||||||
CONFIG_FIXED_MCHBAR_MMIO_BASE=0xfed10000
|
|
||||||
CONFIG_FIXED_DMIBAR_MMIO_BASE=0xfed18000
|
|
||||||
CONFIG_FIXED_EPBAR_MMIO_BASE=0xfed19000
|
|
||||||
CONFIG_PCIEXP_COMMON_CLOCK=y
|
|
||||||
CONFIG_SOC_PHYSICAL_ADDRESS_WIDTH=0
|
CONFIG_SOC_PHYSICAL_ADDRESS_WIDTH=0
|
||||||
CONFIG_RAMSTAGE_CBFS_CACHE_SIZE=0x4000
|
CONFIG_RAMSTAGE_CBFS_CACHE_SIZE=0x4000
|
||||||
CONFIG_CBFS_CACHE_ALIGN=8
|
CONFIG_CBFS_CACHE_ALIGN=8
|
||||||
@@ -296,6 +296,7 @@ CONFIG_TSC_SYNC_MFENCE=y
|
|||||||
CONFIG_HAVE_SMI_HANDLER=y
|
CONFIG_HAVE_SMI_HANDLER=y
|
||||||
CONFIG_NEED_SMALL_2MB_PAGE_TABLES=y
|
CONFIG_NEED_SMALL_2MB_PAGE_TABLES=y
|
||||||
CONFIG_SMM_TSEG=y
|
CONFIG_SMM_TSEG=y
|
||||||
|
CONFIG_SMM_OPAL_S3_STATE_SMRAM_SIZE=0x0
|
||||||
CONFIG_SMM_PCI_RESOURCE_STORE_NUM_SLOTS=8
|
CONFIG_SMM_PCI_RESOURCE_STORE_NUM_SLOTS=8
|
||||||
CONFIG_AP_STACK_SIZE=0x800
|
CONFIG_AP_STACK_SIZE=0x800
|
||||||
CONFIG_SMP=y
|
CONFIG_SMP=y
|
||||||
@@ -311,6 +312,9 @@ CONFIG_CPU_MICROCODE_CBFS_DEFAULT_BINS=y
|
|||||||
#
|
#
|
||||||
# Northbridge
|
# Northbridge
|
||||||
#
|
#
|
||||||
|
CONFIG_FIXED_MCHBAR_MMIO_BASE=0xfed10000
|
||||||
|
CONFIG_FIXED_DMIBAR_MMIO_BASE=0xfed18000
|
||||||
|
CONFIG_FIXED_EPBAR_MMIO_BASE=0xfed19000
|
||||||
CONFIG_USE_NATIVE_RAMINIT=y
|
CONFIG_USE_NATIVE_RAMINIT=y
|
||||||
CONFIG_NORTHBRIDGE_INTEL_SANDYBRIDGE=y
|
CONFIG_NORTHBRIDGE_INTEL_SANDYBRIDGE=y
|
||||||
# CONFIG_NATIVE_RAMINIT_IGNORE_MAX_MEM_FUSES is not set
|
# CONFIG_NATIVE_RAMINIT_IGNORE_MAX_MEM_FUSES is not set
|
||||||
@@ -332,6 +336,7 @@ CONFIG_SOUTHBRIDGE_INTEL_C216=y
|
|||||||
# CONFIG_HIDE_MEI_ON_ERROR is not set
|
# CONFIG_HIDE_MEI_ON_ERROR is not set
|
||||||
CONFIG_PCIEXP_HOTPLUG=y
|
CONFIG_PCIEXP_HOTPLUG=y
|
||||||
CONFIG_INTEL_DESCRIPTOR_MODE_REQUIRED=y
|
CONFIG_INTEL_DESCRIPTOR_MODE_REQUIRED=y
|
||||||
|
CONFIG_PCIEXP_COMMON_CLOCK=y
|
||||||
CONFIG_SOUTHBRIDGE_INTEL_COMMON_RESET=y
|
CONFIG_SOUTHBRIDGE_INTEL_COMMON_RESET=y
|
||||||
CONFIG_SOUTHBRIDGE_INTEL_COMMON_RTC=y
|
CONFIG_SOUTHBRIDGE_INTEL_COMMON_RTC=y
|
||||||
CONFIG_SOUTHBRIDGE_INTEL_COMMON_PMCLIB=y
|
CONFIG_SOUTHBRIDGE_INTEL_COMMON_PMCLIB=y
|
||||||
@@ -384,6 +389,7 @@ CONFIG_ARCH_VERSTAGE_X86_32=y
|
|||||||
CONFIG_ARCH_ROMSTAGE_X86_32=y
|
CONFIG_ARCH_ROMSTAGE_X86_32=y
|
||||||
CONFIG_ARCH_POSTCAR_X86_32=y
|
CONFIG_ARCH_POSTCAR_X86_32=y
|
||||||
CONFIG_ARCH_RAMSTAGE_X86_32=y
|
CONFIG_ARCH_RAMSTAGE_X86_32=y
|
||||||
|
CONFIG_ARCH_SMM_X86_32=y
|
||||||
CONFIG_ARCH_ALL_STAGES_X86_32=y
|
CONFIG_ARCH_ALL_STAGES_X86_32=y
|
||||||
CONFIG_HAVE_X86_64_SUPPORT=y
|
CONFIG_HAVE_X86_64_SUPPORT=y
|
||||||
CONFIG_RESERVED_PHYSICAL_ADDRESS_BITS_SUPPORT=y
|
CONFIG_RESERVED_PHYSICAL_ADDRESS_BITS_SUPPORT=y
|
||||||
@@ -403,6 +409,7 @@ CONFIG_X86_BOOTBLOCK_EXTRA_PROGRAM_SZ=0
|
|||||||
CONFIG_DEFAULT_EBDA_LOWMEM=0x100000
|
CONFIG_DEFAULT_EBDA_LOWMEM=0x100000
|
||||||
CONFIG_DEFAULT_EBDA_SEGMENT=0xF600
|
CONFIG_DEFAULT_EBDA_SEGMENT=0xF600
|
||||||
CONFIG_DEFAULT_EBDA_SIZE=0x400
|
CONFIG_DEFAULT_EBDA_SIZE=0x400
|
||||||
|
CONFIG_IOAPIC=y
|
||||||
# end of Chipset
|
# end of Chipset
|
||||||
|
|
||||||
#
|
#
|
||||||
@@ -536,6 +543,11 @@ CONFIG_PCR_FW_VER=10
|
|||||||
CONFIG_PCR_RUNTIME_DATA=3
|
CONFIG_PCR_RUNTIME_DATA=3
|
||||||
# end of Trusted Platform Module
|
# end of Trusted Platform Module
|
||||||
|
|
||||||
|
#
|
||||||
|
# TCG storage
|
||||||
|
#
|
||||||
|
# end of TCG storage
|
||||||
|
|
||||||
#
|
#
|
||||||
# Memory initialization
|
# Memory initialization
|
||||||
#
|
#
|
||||||
@@ -547,7 +559,6 @@ CONFIG_SECURITY_CLEAR_DRAM_ON_REGULAR_BOOT=y
|
|||||||
CONFIG_BOOTMEDIA_LOCK_NONE=y
|
CONFIG_BOOTMEDIA_LOCK_NONE=y
|
||||||
# CONFIG_BOOTMEDIA_LOCK_CONTROLLER is not set
|
# CONFIG_BOOTMEDIA_LOCK_CONTROLLER is not set
|
||||||
# CONFIG_BOOTMEDIA_LOCK_CHIP is not set
|
# CONFIG_BOOTMEDIA_LOCK_CHIP is not set
|
||||||
# CONFIG_BOOTMEDIA_SMM_BWP is not set
|
|
||||||
# end of Security
|
# end of Security
|
||||||
|
|
||||||
CONFIG_ACPI_HAVE_PCAT_8259=y
|
CONFIG_ACPI_HAVE_PCAT_8259=y
|
||||||
@@ -598,7 +609,6 @@ CONFIG_HAVE_ACPI_RESUME=y
|
|||||||
CONFIG_RESUME_PATH_SAME_AS_BOOT=y
|
CONFIG_RESUME_PATH_SAME_AS_BOOT=y
|
||||||
CONFIG_HAVE_MONOTONIC_TIMER=y
|
CONFIG_HAVE_MONOTONIC_TIMER=y
|
||||||
CONFIG_HAVE_OPTION_TABLE=y
|
CONFIG_HAVE_OPTION_TABLE=y
|
||||||
CONFIG_IOAPIC=y
|
|
||||||
CONFIG_USE_WATCHDOG_ON_BOOT=y
|
CONFIG_USE_WATCHDOG_ON_BOOT=y
|
||||||
|
|
||||||
#
|
#
|
||||||
@@ -661,9 +671,11 @@ CONFIG_DECOMPRESS_OFAST=y
|
|||||||
# Boot Logo Configuration
|
# Boot Logo Configuration
|
||||||
#
|
#
|
||||||
# CONFIG_BMP_LOGO is not set
|
# CONFIG_BMP_LOGO is not set
|
||||||
|
CONFIG_PLATFORM_POST_RENDER_DELAY_SEC=5
|
||||||
|
# CONFIG_PLATFORM_HAS_SECONDARY_BOOT_INDICATOR_LOGO is not set
|
||||||
|
# CONFIG_FRAMEBUFFER_SPLASH_TEXT is not set
|
||||||
# end of Boot Logo Configuration
|
# end of Boot Logo Configuration
|
||||||
|
|
||||||
CONFIG_WARNINGS_ARE_ERRORS=y
|
|
||||||
CONFIG_MAX_REBOOT_CNT=3
|
CONFIG_MAX_REBOOT_CNT=3
|
||||||
CONFIG_RELOCATABLE_MODULES=y
|
CONFIG_RELOCATABLE_MODULES=y
|
||||||
CONFIG_GENERIC_GPIO_LIB=y
|
CONFIG_GENERIC_GPIO_LIB=y
|
||||||
|
|||||||
@@ -101,6 +101,7 @@ CONFIG_VENDOR_DELL=y
|
|||||||
# CONFIG_VENDOR_PRODRIVE is not set
|
# CONFIG_VENDOR_PRODRIVE is not set
|
||||||
# CONFIG_VENDOR_PROTECTLI is not set
|
# CONFIG_VENDOR_PROTECTLI is not set
|
||||||
# CONFIG_VENDOR_PURISM is not set
|
# CONFIG_VENDOR_PURISM is not set
|
||||||
|
# CONFIG_VENDOR_QOTOM is not set
|
||||||
# CONFIG_VENDOR_RAPTOR_CS is not set
|
# CONFIG_VENDOR_RAPTOR_CS is not set
|
||||||
# CONFIG_VENDOR_RAZER is not set
|
# CONFIG_VENDOR_RAZER is not set
|
||||||
# CONFIG_VENDOR_RODA is not set
|
# CONFIG_VENDOR_RODA is not set
|
||||||
@@ -155,6 +156,7 @@ CONFIG_BOOT_DEVICE_SPI_FLASH_BUS=0
|
|||||||
# CONFIG_BOARD_DELL_E4300 is not set
|
# CONFIG_BOARD_DELL_E4300 is not set
|
||||||
# CONFIG_BOARD_DELL_E6400 is not set
|
# CONFIG_BOARD_DELL_E6400 is not set
|
||||||
# CONFIG_BOARD_DELL_LATITUDE_E7240 is not set
|
# CONFIG_BOARD_DELL_LATITUDE_E7240 is not set
|
||||||
|
# CONFIG_BOARD_DELL_OPTIPLEX_3040 is not set
|
||||||
# CONFIG_BOARD_DELL_OPTIPLEX_780_MT is not set
|
# CONFIG_BOARD_DELL_OPTIPLEX_780_MT is not set
|
||||||
# CONFIG_BOARD_DELL_OPTIPLEX_780_USFF is not set
|
# CONFIG_BOARD_DELL_OPTIPLEX_780_USFF is not set
|
||||||
# CONFIG_BOARD_DELL_OPTIPLEX_9020_SFF is not set
|
# CONFIG_BOARD_DELL_OPTIPLEX_9020_SFF is not set
|
||||||
@@ -203,7 +205,9 @@ CONFIG_D3COLD_SUPPORT=y
|
|||||||
# CONFIG_DRIVERS_UART_8250IO is not set
|
# CONFIG_DRIVERS_UART_8250IO is not set
|
||||||
CONFIG_PC_CMOS_BASE_PORT_BANK1=0x72
|
CONFIG_PC_CMOS_BASE_PORT_BANK1=0x72
|
||||||
CONFIG_HEAP_SIZE=0x100000
|
CONFIG_HEAP_SIZE=0x100000
|
||||||
|
# CONFIG_BOOTMEDIA_SMM_BWP is not set
|
||||||
# CONFIG_DRIVERS_EFI_FW_INFO is not set
|
# CONFIG_DRIVERS_EFI_FW_INFO is not set
|
||||||
|
# CONFIG_TCG_OPAL_S3_UNLOCK is not set
|
||||||
CONFIG_BOARD_ROMSIZE_KB_12288=y
|
CONFIG_BOARD_ROMSIZE_KB_12288=y
|
||||||
# CONFIG_COREBOOT_ROMSIZE_KB_256 is not set
|
# CONFIG_COREBOOT_ROMSIZE_KB_256 is not set
|
||||||
# CONFIG_COREBOOT_ROMSIZE_KB_512 is not set
|
# CONFIG_COREBOOT_ROMSIZE_KB_512 is not set
|
||||||
@@ -261,10 +265,6 @@ CONFIG_INTEL_GMA_BCLM_WIDTH=16
|
|||||||
CONFIG_BOOTBLOCK_IN_CBFS=y
|
CONFIG_BOOTBLOCK_IN_CBFS=y
|
||||||
CONFIG_DCACHE_RAM_MRC_VAR_SIZE=0x0
|
CONFIG_DCACHE_RAM_MRC_VAR_SIZE=0x0
|
||||||
CONFIG_HPET_MIN_TICKS=0x80
|
CONFIG_HPET_MIN_TICKS=0x80
|
||||||
CONFIG_FIXED_MCHBAR_MMIO_BASE=0xfed10000
|
|
||||||
CONFIG_FIXED_DMIBAR_MMIO_BASE=0xfed18000
|
|
||||||
CONFIG_FIXED_EPBAR_MMIO_BASE=0xfed19000
|
|
||||||
CONFIG_PCIEXP_COMMON_CLOCK=y
|
|
||||||
CONFIG_SOC_PHYSICAL_ADDRESS_WIDTH=0
|
CONFIG_SOC_PHYSICAL_ADDRESS_WIDTH=0
|
||||||
CONFIG_RAMSTAGE_CBFS_CACHE_SIZE=0x4000
|
CONFIG_RAMSTAGE_CBFS_CACHE_SIZE=0x4000
|
||||||
CONFIG_CBFS_CACHE_ALIGN=8
|
CONFIG_CBFS_CACHE_ALIGN=8
|
||||||
@@ -294,6 +294,7 @@ CONFIG_TSC_SYNC_MFENCE=y
|
|||||||
CONFIG_HAVE_SMI_HANDLER=y
|
CONFIG_HAVE_SMI_HANDLER=y
|
||||||
CONFIG_NEED_SMALL_2MB_PAGE_TABLES=y
|
CONFIG_NEED_SMALL_2MB_PAGE_TABLES=y
|
||||||
CONFIG_SMM_TSEG=y
|
CONFIG_SMM_TSEG=y
|
||||||
|
CONFIG_SMM_OPAL_S3_STATE_SMRAM_SIZE=0x0
|
||||||
CONFIG_SMM_PCI_RESOURCE_STORE_NUM_SLOTS=8
|
CONFIG_SMM_PCI_RESOURCE_STORE_NUM_SLOTS=8
|
||||||
CONFIG_AP_STACK_SIZE=0x800
|
CONFIG_AP_STACK_SIZE=0x800
|
||||||
CONFIG_SMP=y
|
CONFIG_SMP=y
|
||||||
@@ -309,6 +310,9 @@ CONFIG_CPU_MICROCODE_CBFS_DEFAULT_BINS=y
|
|||||||
#
|
#
|
||||||
# Northbridge
|
# Northbridge
|
||||||
#
|
#
|
||||||
|
CONFIG_FIXED_MCHBAR_MMIO_BASE=0xfed10000
|
||||||
|
CONFIG_FIXED_DMIBAR_MMIO_BASE=0xfed18000
|
||||||
|
CONFIG_FIXED_EPBAR_MMIO_BASE=0xfed19000
|
||||||
CONFIG_USE_NATIVE_RAMINIT=y
|
CONFIG_USE_NATIVE_RAMINIT=y
|
||||||
CONFIG_NORTHBRIDGE_INTEL_SANDYBRIDGE=y
|
CONFIG_NORTHBRIDGE_INTEL_SANDYBRIDGE=y
|
||||||
# CONFIG_NATIVE_RAMINIT_IGNORE_MAX_MEM_FUSES is not set
|
# CONFIG_NATIVE_RAMINIT_IGNORE_MAX_MEM_FUSES is not set
|
||||||
@@ -330,6 +334,7 @@ CONFIG_SOUTHBRIDGE_INTEL_C216=y
|
|||||||
# CONFIG_HIDE_MEI_ON_ERROR is not set
|
# CONFIG_HIDE_MEI_ON_ERROR is not set
|
||||||
CONFIG_PCIEXP_HOTPLUG=y
|
CONFIG_PCIEXP_HOTPLUG=y
|
||||||
CONFIG_INTEL_DESCRIPTOR_MODE_REQUIRED=y
|
CONFIG_INTEL_DESCRIPTOR_MODE_REQUIRED=y
|
||||||
|
CONFIG_PCIEXP_COMMON_CLOCK=y
|
||||||
CONFIG_SOUTHBRIDGE_INTEL_COMMON_RESET=y
|
CONFIG_SOUTHBRIDGE_INTEL_COMMON_RESET=y
|
||||||
CONFIG_SOUTHBRIDGE_INTEL_COMMON_RTC=y
|
CONFIG_SOUTHBRIDGE_INTEL_COMMON_RTC=y
|
||||||
CONFIG_SOUTHBRIDGE_INTEL_COMMON_PMCLIB=y
|
CONFIG_SOUTHBRIDGE_INTEL_COMMON_PMCLIB=y
|
||||||
@@ -382,6 +387,7 @@ CONFIG_ARCH_VERSTAGE_X86_32=y
|
|||||||
CONFIG_ARCH_ROMSTAGE_X86_32=y
|
CONFIG_ARCH_ROMSTAGE_X86_32=y
|
||||||
CONFIG_ARCH_POSTCAR_X86_32=y
|
CONFIG_ARCH_POSTCAR_X86_32=y
|
||||||
CONFIG_ARCH_RAMSTAGE_X86_32=y
|
CONFIG_ARCH_RAMSTAGE_X86_32=y
|
||||||
|
CONFIG_ARCH_SMM_X86_32=y
|
||||||
CONFIG_ARCH_ALL_STAGES_X86_32=y
|
CONFIG_ARCH_ALL_STAGES_X86_32=y
|
||||||
CONFIG_HAVE_X86_64_SUPPORT=y
|
CONFIG_HAVE_X86_64_SUPPORT=y
|
||||||
CONFIG_RESERVED_PHYSICAL_ADDRESS_BITS_SUPPORT=y
|
CONFIG_RESERVED_PHYSICAL_ADDRESS_BITS_SUPPORT=y
|
||||||
@@ -401,6 +407,7 @@ CONFIG_X86_BOOTBLOCK_EXTRA_PROGRAM_SZ=0
|
|||||||
CONFIG_DEFAULT_EBDA_LOWMEM=0x100000
|
CONFIG_DEFAULT_EBDA_LOWMEM=0x100000
|
||||||
CONFIG_DEFAULT_EBDA_SEGMENT=0xF600
|
CONFIG_DEFAULT_EBDA_SEGMENT=0xF600
|
||||||
CONFIG_DEFAULT_EBDA_SIZE=0x400
|
CONFIG_DEFAULT_EBDA_SIZE=0x400
|
||||||
|
CONFIG_IOAPIC=y
|
||||||
# end of Chipset
|
# end of Chipset
|
||||||
|
|
||||||
#
|
#
|
||||||
@@ -533,6 +540,11 @@ CONFIG_PCR_FW_VER=10
|
|||||||
CONFIG_PCR_RUNTIME_DATA=3
|
CONFIG_PCR_RUNTIME_DATA=3
|
||||||
# end of Trusted Platform Module
|
# end of Trusted Platform Module
|
||||||
|
|
||||||
|
#
|
||||||
|
# TCG storage
|
||||||
|
#
|
||||||
|
# end of TCG storage
|
||||||
|
|
||||||
#
|
#
|
||||||
# Memory initialization
|
# Memory initialization
|
||||||
#
|
#
|
||||||
@@ -544,7 +556,6 @@ CONFIG_SECURITY_CLEAR_DRAM_ON_REGULAR_BOOT=y
|
|||||||
CONFIG_BOOTMEDIA_LOCK_NONE=y
|
CONFIG_BOOTMEDIA_LOCK_NONE=y
|
||||||
# CONFIG_BOOTMEDIA_LOCK_CONTROLLER is not set
|
# CONFIG_BOOTMEDIA_LOCK_CONTROLLER is not set
|
||||||
# CONFIG_BOOTMEDIA_LOCK_CHIP is not set
|
# CONFIG_BOOTMEDIA_LOCK_CHIP is not set
|
||||||
# CONFIG_BOOTMEDIA_SMM_BWP is not set
|
|
||||||
# end of Security
|
# end of Security
|
||||||
|
|
||||||
CONFIG_ACPI_HAVE_PCAT_8259=y
|
CONFIG_ACPI_HAVE_PCAT_8259=y
|
||||||
@@ -595,7 +606,6 @@ CONFIG_HAVE_ACPI_RESUME=y
|
|||||||
CONFIG_RESUME_PATH_SAME_AS_BOOT=y
|
CONFIG_RESUME_PATH_SAME_AS_BOOT=y
|
||||||
CONFIG_HAVE_MONOTONIC_TIMER=y
|
CONFIG_HAVE_MONOTONIC_TIMER=y
|
||||||
CONFIG_HAVE_OPTION_TABLE=y
|
CONFIG_HAVE_OPTION_TABLE=y
|
||||||
CONFIG_IOAPIC=y
|
|
||||||
CONFIG_USE_WATCHDOG_ON_BOOT=y
|
CONFIG_USE_WATCHDOG_ON_BOOT=y
|
||||||
|
|
||||||
#
|
#
|
||||||
@@ -658,9 +668,11 @@ CONFIG_DECOMPRESS_OFAST=y
|
|||||||
# Boot Logo Configuration
|
# Boot Logo Configuration
|
||||||
#
|
#
|
||||||
# CONFIG_BMP_LOGO is not set
|
# CONFIG_BMP_LOGO is not set
|
||||||
|
CONFIG_PLATFORM_POST_RENDER_DELAY_SEC=5
|
||||||
|
# CONFIG_PLATFORM_HAS_SECONDARY_BOOT_INDICATOR_LOGO is not set
|
||||||
|
# CONFIG_FRAMEBUFFER_SPLASH_TEXT is not set
|
||||||
# end of Boot Logo Configuration
|
# end of Boot Logo Configuration
|
||||||
|
|
||||||
CONFIG_WARNINGS_ARE_ERRORS=y
|
|
||||||
CONFIG_MAX_REBOOT_CNT=3
|
CONFIG_MAX_REBOOT_CNT=3
|
||||||
CONFIG_RELOCATABLE_MODULES=y
|
CONFIG_RELOCATABLE_MODULES=y
|
||||||
CONFIG_GENERIC_GPIO_LIB=y
|
CONFIG_GENERIC_GPIO_LIB=y
|
||||||
|
|||||||
@@ -101,6 +101,7 @@ CONFIG_VENDOR_DELL=y
|
|||||||
# CONFIG_VENDOR_PRODRIVE is not set
|
# CONFIG_VENDOR_PRODRIVE is not set
|
||||||
# CONFIG_VENDOR_PROTECTLI is not set
|
# CONFIG_VENDOR_PROTECTLI is not set
|
||||||
# CONFIG_VENDOR_PURISM is not set
|
# CONFIG_VENDOR_PURISM is not set
|
||||||
|
# CONFIG_VENDOR_QOTOM is not set
|
||||||
# CONFIG_VENDOR_RAPTOR_CS is not set
|
# CONFIG_VENDOR_RAPTOR_CS is not set
|
||||||
# CONFIG_VENDOR_RAZER is not set
|
# CONFIG_VENDOR_RAZER is not set
|
||||||
# CONFIG_VENDOR_RODA is not set
|
# CONFIG_VENDOR_RODA is not set
|
||||||
@@ -157,6 +158,7 @@ CONFIG_BOOT_DEVICE_SPI_FLASH_BUS=0
|
|||||||
# CONFIG_BOARD_DELL_E4300 is not set
|
# CONFIG_BOARD_DELL_E4300 is not set
|
||||||
# CONFIG_BOARD_DELL_E6400 is not set
|
# CONFIG_BOARD_DELL_E6400 is not set
|
||||||
# CONFIG_BOARD_DELL_LATITUDE_E7240 is not set
|
# CONFIG_BOARD_DELL_LATITUDE_E7240 is not set
|
||||||
|
# CONFIG_BOARD_DELL_OPTIPLEX_3040 is not set
|
||||||
# CONFIG_BOARD_DELL_OPTIPLEX_780_MT is not set
|
# CONFIG_BOARD_DELL_OPTIPLEX_780_MT is not set
|
||||||
# CONFIG_BOARD_DELL_OPTIPLEX_780_USFF is not set
|
# CONFIG_BOARD_DELL_OPTIPLEX_780_USFF is not set
|
||||||
# CONFIG_BOARD_DELL_OPTIPLEX_9020_SFF is not set
|
# CONFIG_BOARD_DELL_OPTIPLEX_9020_SFF is not set
|
||||||
@@ -206,7 +208,9 @@ CONFIG_D3COLD_SUPPORT=y
|
|||||||
# CONFIG_DRIVERS_UART_8250IO is not set
|
# CONFIG_DRIVERS_UART_8250IO is not set
|
||||||
CONFIG_PC_CMOS_BASE_PORT_BANK1=0x72
|
CONFIG_PC_CMOS_BASE_PORT_BANK1=0x72
|
||||||
CONFIG_HEAP_SIZE=0x100000
|
CONFIG_HEAP_SIZE=0x100000
|
||||||
|
# CONFIG_BOOTMEDIA_SMM_BWP is not set
|
||||||
# CONFIG_DRIVERS_EFI_FW_INFO is not set
|
# CONFIG_DRIVERS_EFI_FW_INFO is not set
|
||||||
|
# CONFIG_TCG_OPAL_S3_UNLOCK is not set
|
||||||
CONFIG_BOARD_ROMSIZE_KB_10240=y
|
CONFIG_BOARD_ROMSIZE_KB_10240=y
|
||||||
# CONFIG_COREBOOT_ROMSIZE_KB_256 is not set
|
# CONFIG_COREBOOT_ROMSIZE_KB_256 is not set
|
||||||
# CONFIG_COREBOOT_ROMSIZE_KB_512 is not set
|
# CONFIG_COREBOOT_ROMSIZE_KB_512 is not set
|
||||||
@@ -264,10 +268,6 @@ CONFIG_INTEL_GMA_BCLM_WIDTH=16
|
|||||||
CONFIG_BOOTBLOCK_IN_CBFS=y
|
CONFIG_BOOTBLOCK_IN_CBFS=y
|
||||||
CONFIG_DCACHE_RAM_MRC_VAR_SIZE=0x0
|
CONFIG_DCACHE_RAM_MRC_VAR_SIZE=0x0
|
||||||
CONFIG_HPET_MIN_TICKS=0x80
|
CONFIG_HPET_MIN_TICKS=0x80
|
||||||
CONFIG_FIXED_MCHBAR_MMIO_BASE=0xfed10000
|
|
||||||
CONFIG_FIXED_DMIBAR_MMIO_BASE=0xfed18000
|
|
||||||
CONFIG_FIXED_EPBAR_MMIO_BASE=0xfed19000
|
|
||||||
CONFIG_PCIEXP_COMMON_CLOCK=y
|
|
||||||
CONFIG_SOC_PHYSICAL_ADDRESS_WIDTH=0
|
CONFIG_SOC_PHYSICAL_ADDRESS_WIDTH=0
|
||||||
CONFIG_RAMSTAGE_CBFS_CACHE_SIZE=0x4000
|
CONFIG_RAMSTAGE_CBFS_CACHE_SIZE=0x4000
|
||||||
CONFIG_CBFS_CACHE_ALIGN=8
|
CONFIG_CBFS_CACHE_ALIGN=8
|
||||||
@@ -297,6 +297,7 @@ CONFIG_TSC_SYNC_MFENCE=y
|
|||||||
CONFIG_HAVE_SMI_HANDLER=y
|
CONFIG_HAVE_SMI_HANDLER=y
|
||||||
CONFIG_NEED_SMALL_2MB_PAGE_TABLES=y
|
CONFIG_NEED_SMALL_2MB_PAGE_TABLES=y
|
||||||
CONFIG_SMM_TSEG=y
|
CONFIG_SMM_TSEG=y
|
||||||
|
CONFIG_SMM_OPAL_S3_STATE_SMRAM_SIZE=0x0
|
||||||
CONFIG_SMM_PCI_RESOURCE_STORE_NUM_SLOTS=8
|
CONFIG_SMM_PCI_RESOURCE_STORE_NUM_SLOTS=8
|
||||||
CONFIG_AP_STACK_SIZE=0x800
|
CONFIG_AP_STACK_SIZE=0x800
|
||||||
CONFIG_SMP=y
|
CONFIG_SMP=y
|
||||||
@@ -312,6 +313,9 @@ CONFIG_CPU_MICROCODE_CBFS_DEFAULT_BINS=y
|
|||||||
#
|
#
|
||||||
# Northbridge
|
# Northbridge
|
||||||
#
|
#
|
||||||
|
CONFIG_FIXED_MCHBAR_MMIO_BASE=0xfed10000
|
||||||
|
CONFIG_FIXED_DMIBAR_MMIO_BASE=0xfed18000
|
||||||
|
CONFIG_FIXED_EPBAR_MMIO_BASE=0xfed19000
|
||||||
CONFIG_USE_NATIVE_RAMINIT=y
|
CONFIG_USE_NATIVE_RAMINIT=y
|
||||||
CONFIG_NORTHBRIDGE_INTEL_SANDYBRIDGE=y
|
CONFIG_NORTHBRIDGE_INTEL_SANDYBRIDGE=y
|
||||||
# CONFIG_NATIVE_RAMINIT_IGNORE_MAX_MEM_FUSES is not set
|
# CONFIG_NATIVE_RAMINIT_IGNORE_MAX_MEM_FUSES is not set
|
||||||
@@ -333,6 +337,7 @@ CONFIG_SOUTHBRIDGE_INTEL_BD82X6X=y
|
|||||||
# CONFIG_HIDE_MEI_ON_ERROR is not set
|
# CONFIG_HIDE_MEI_ON_ERROR is not set
|
||||||
CONFIG_PCIEXP_HOTPLUG=y
|
CONFIG_PCIEXP_HOTPLUG=y
|
||||||
CONFIG_INTEL_DESCRIPTOR_MODE_REQUIRED=y
|
CONFIG_INTEL_DESCRIPTOR_MODE_REQUIRED=y
|
||||||
|
CONFIG_PCIEXP_COMMON_CLOCK=y
|
||||||
CONFIG_SOUTHBRIDGE_INTEL_COMMON_RESET=y
|
CONFIG_SOUTHBRIDGE_INTEL_COMMON_RESET=y
|
||||||
CONFIG_SOUTHBRIDGE_INTEL_COMMON_RTC=y
|
CONFIG_SOUTHBRIDGE_INTEL_COMMON_RTC=y
|
||||||
CONFIG_SOUTHBRIDGE_INTEL_COMMON_PMCLIB=y
|
CONFIG_SOUTHBRIDGE_INTEL_COMMON_PMCLIB=y
|
||||||
@@ -387,6 +392,7 @@ CONFIG_ARCH_VERSTAGE_X86_32=y
|
|||||||
CONFIG_ARCH_ROMSTAGE_X86_32=y
|
CONFIG_ARCH_ROMSTAGE_X86_32=y
|
||||||
CONFIG_ARCH_POSTCAR_X86_32=y
|
CONFIG_ARCH_POSTCAR_X86_32=y
|
||||||
CONFIG_ARCH_RAMSTAGE_X86_32=y
|
CONFIG_ARCH_RAMSTAGE_X86_32=y
|
||||||
|
CONFIG_ARCH_SMM_X86_32=y
|
||||||
CONFIG_ARCH_ALL_STAGES_X86_32=y
|
CONFIG_ARCH_ALL_STAGES_X86_32=y
|
||||||
CONFIG_HAVE_X86_64_SUPPORT=y
|
CONFIG_HAVE_X86_64_SUPPORT=y
|
||||||
CONFIG_RESERVED_PHYSICAL_ADDRESS_BITS_SUPPORT=y
|
CONFIG_RESERVED_PHYSICAL_ADDRESS_BITS_SUPPORT=y
|
||||||
@@ -406,6 +412,7 @@ CONFIG_X86_BOOTBLOCK_EXTRA_PROGRAM_SZ=0
|
|||||||
CONFIG_DEFAULT_EBDA_LOWMEM=0x100000
|
CONFIG_DEFAULT_EBDA_LOWMEM=0x100000
|
||||||
CONFIG_DEFAULT_EBDA_SEGMENT=0xF600
|
CONFIG_DEFAULT_EBDA_SEGMENT=0xF600
|
||||||
CONFIG_DEFAULT_EBDA_SIZE=0x400
|
CONFIG_DEFAULT_EBDA_SIZE=0x400
|
||||||
|
CONFIG_IOAPIC=y
|
||||||
# end of Chipset
|
# end of Chipset
|
||||||
|
|
||||||
#
|
#
|
||||||
@@ -539,6 +546,11 @@ CONFIG_PCR_FW_VER=10
|
|||||||
CONFIG_PCR_RUNTIME_DATA=3
|
CONFIG_PCR_RUNTIME_DATA=3
|
||||||
# end of Trusted Platform Module
|
# end of Trusted Platform Module
|
||||||
|
|
||||||
|
#
|
||||||
|
# TCG storage
|
||||||
|
#
|
||||||
|
# end of TCG storage
|
||||||
|
|
||||||
#
|
#
|
||||||
# Memory initialization
|
# Memory initialization
|
||||||
#
|
#
|
||||||
@@ -550,7 +562,6 @@ CONFIG_SECURITY_CLEAR_DRAM_ON_REGULAR_BOOT=y
|
|||||||
CONFIG_BOOTMEDIA_LOCK_NONE=y
|
CONFIG_BOOTMEDIA_LOCK_NONE=y
|
||||||
# CONFIG_BOOTMEDIA_LOCK_CONTROLLER is not set
|
# CONFIG_BOOTMEDIA_LOCK_CONTROLLER is not set
|
||||||
# CONFIG_BOOTMEDIA_LOCK_CHIP is not set
|
# CONFIG_BOOTMEDIA_LOCK_CHIP is not set
|
||||||
# CONFIG_BOOTMEDIA_SMM_BWP is not set
|
|
||||||
# end of Security
|
# end of Security
|
||||||
|
|
||||||
CONFIG_ACPI_HAVE_PCAT_8259=y
|
CONFIG_ACPI_HAVE_PCAT_8259=y
|
||||||
@@ -601,7 +612,6 @@ CONFIG_HAVE_ACPI_RESUME=y
|
|||||||
CONFIG_RESUME_PATH_SAME_AS_BOOT=y
|
CONFIG_RESUME_PATH_SAME_AS_BOOT=y
|
||||||
CONFIG_HAVE_MONOTONIC_TIMER=y
|
CONFIG_HAVE_MONOTONIC_TIMER=y
|
||||||
CONFIG_HAVE_OPTION_TABLE=y
|
CONFIG_HAVE_OPTION_TABLE=y
|
||||||
CONFIG_IOAPIC=y
|
|
||||||
CONFIG_USE_WATCHDOG_ON_BOOT=y
|
CONFIG_USE_WATCHDOG_ON_BOOT=y
|
||||||
|
|
||||||
#
|
#
|
||||||
@@ -664,9 +674,11 @@ CONFIG_DECOMPRESS_OFAST=y
|
|||||||
# Boot Logo Configuration
|
# Boot Logo Configuration
|
||||||
#
|
#
|
||||||
# CONFIG_BMP_LOGO is not set
|
# CONFIG_BMP_LOGO is not set
|
||||||
|
CONFIG_PLATFORM_POST_RENDER_DELAY_SEC=5
|
||||||
|
# CONFIG_PLATFORM_HAS_SECONDARY_BOOT_INDICATOR_LOGO is not set
|
||||||
|
# CONFIG_FRAMEBUFFER_SPLASH_TEXT is not set
|
||||||
# end of Boot Logo Configuration
|
# end of Boot Logo Configuration
|
||||||
|
|
||||||
CONFIG_WARNINGS_ARE_ERRORS=y
|
|
||||||
CONFIG_MAX_REBOOT_CNT=3
|
CONFIG_MAX_REBOOT_CNT=3
|
||||||
CONFIG_RELOCATABLE_MODULES=y
|
CONFIG_RELOCATABLE_MODULES=y
|
||||||
CONFIG_GENERIC_GPIO_LIB=y
|
CONFIG_GENERIC_GPIO_LIB=y
|
||||||
|
|||||||
@@ -101,6 +101,7 @@ CONFIG_VENDOR_DELL=y
|
|||||||
# CONFIG_VENDOR_PRODRIVE is not set
|
# CONFIG_VENDOR_PRODRIVE is not set
|
||||||
# CONFIG_VENDOR_PROTECTLI is not set
|
# CONFIG_VENDOR_PROTECTLI is not set
|
||||||
# CONFIG_VENDOR_PURISM is not set
|
# CONFIG_VENDOR_PURISM is not set
|
||||||
|
# CONFIG_VENDOR_QOTOM is not set
|
||||||
# CONFIG_VENDOR_RAPTOR_CS is not set
|
# CONFIG_VENDOR_RAPTOR_CS is not set
|
||||||
# CONFIG_VENDOR_RAZER is not set
|
# CONFIG_VENDOR_RAZER is not set
|
||||||
# CONFIG_VENDOR_RODA is not set
|
# CONFIG_VENDOR_RODA is not set
|
||||||
@@ -155,6 +156,7 @@ CONFIG_BOOT_DEVICE_SPI_FLASH_BUS=0
|
|||||||
# CONFIG_BOARD_DELL_E4300 is not set
|
# CONFIG_BOARD_DELL_E4300 is not set
|
||||||
# CONFIG_BOARD_DELL_E6400 is not set
|
# CONFIG_BOARD_DELL_E6400 is not set
|
||||||
# CONFIG_BOARD_DELL_LATITUDE_E7240 is not set
|
# CONFIG_BOARD_DELL_LATITUDE_E7240 is not set
|
||||||
|
# CONFIG_BOARD_DELL_OPTIPLEX_3040 is not set
|
||||||
# CONFIG_BOARD_DELL_OPTIPLEX_780_MT is not set
|
# CONFIG_BOARD_DELL_OPTIPLEX_780_MT is not set
|
||||||
# CONFIG_BOARD_DELL_OPTIPLEX_780_USFF is not set
|
# CONFIG_BOARD_DELL_OPTIPLEX_780_USFF is not set
|
||||||
# CONFIG_BOARD_DELL_OPTIPLEX_9020_SFF is not set
|
# CONFIG_BOARD_DELL_OPTIPLEX_9020_SFF is not set
|
||||||
@@ -204,7 +206,9 @@ CONFIG_D3COLD_SUPPORT=y
|
|||||||
# CONFIG_DRIVERS_UART_8250IO is not set
|
# CONFIG_DRIVERS_UART_8250IO is not set
|
||||||
CONFIG_PC_CMOS_BASE_PORT_BANK1=0x72
|
CONFIG_PC_CMOS_BASE_PORT_BANK1=0x72
|
||||||
CONFIG_HEAP_SIZE=0x100000
|
CONFIG_HEAP_SIZE=0x100000
|
||||||
|
# CONFIG_BOOTMEDIA_SMM_BWP is not set
|
||||||
# CONFIG_DRIVERS_EFI_FW_INFO is not set
|
# CONFIG_DRIVERS_EFI_FW_INFO is not set
|
||||||
|
# CONFIG_TCG_OPAL_S3_UNLOCK is not set
|
||||||
CONFIG_BOARD_ROMSIZE_KB_10240=y
|
CONFIG_BOARD_ROMSIZE_KB_10240=y
|
||||||
# CONFIG_COREBOOT_ROMSIZE_KB_256 is not set
|
# CONFIG_COREBOOT_ROMSIZE_KB_256 is not set
|
||||||
# CONFIG_COREBOOT_ROMSIZE_KB_512 is not set
|
# CONFIG_COREBOOT_ROMSIZE_KB_512 is not set
|
||||||
@@ -262,10 +266,6 @@ CONFIG_INTEL_GMA_BCLM_WIDTH=16
|
|||||||
CONFIG_BOOTBLOCK_IN_CBFS=y
|
CONFIG_BOOTBLOCK_IN_CBFS=y
|
||||||
CONFIG_DCACHE_RAM_MRC_VAR_SIZE=0x0
|
CONFIG_DCACHE_RAM_MRC_VAR_SIZE=0x0
|
||||||
CONFIG_HPET_MIN_TICKS=0x80
|
CONFIG_HPET_MIN_TICKS=0x80
|
||||||
CONFIG_FIXED_MCHBAR_MMIO_BASE=0xfed10000
|
|
||||||
CONFIG_FIXED_DMIBAR_MMIO_BASE=0xfed18000
|
|
||||||
CONFIG_FIXED_EPBAR_MMIO_BASE=0xfed19000
|
|
||||||
CONFIG_PCIEXP_COMMON_CLOCK=y
|
|
||||||
CONFIG_SOC_PHYSICAL_ADDRESS_WIDTH=0
|
CONFIG_SOC_PHYSICAL_ADDRESS_WIDTH=0
|
||||||
CONFIG_RAMSTAGE_CBFS_CACHE_SIZE=0x4000
|
CONFIG_RAMSTAGE_CBFS_CACHE_SIZE=0x4000
|
||||||
CONFIG_CBFS_CACHE_ALIGN=8
|
CONFIG_CBFS_CACHE_ALIGN=8
|
||||||
@@ -295,6 +295,7 @@ CONFIG_TSC_SYNC_MFENCE=y
|
|||||||
CONFIG_HAVE_SMI_HANDLER=y
|
CONFIG_HAVE_SMI_HANDLER=y
|
||||||
CONFIG_NEED_SMALL_2MB_PAGE_TABLES=y
|
CONFIG_NEED_SMALL_2MB_PAGE_TABLES=y
|
||||||
CONFIG_SMM_TSEG=y
|
CONFIG_SMM_TSEG=y
|
||||||
|
CONFIG_SMM_OPAL_S3_STATE_SMRAM_SIZE=0x0
|
||||||
CONFIG_SMM_PCI_RESOURCE_STORE_NUM_SLOTS=8
|
CONFIG_SMM_PCI_RESOURCE_STORE_NUM_SLOTS=8
|
||||||
CONFIG_AP_STACK_SIZE=0x800
|
CONFIG_AP_STACK_SIZE=0x800
|
||||||
CONFIG_SMP=y
|
CONFIG_SMP=y
|
||||||
@@ -310,6 +311,9 @@ CONFIG_CPU_MICROCODE_CBFS_DEFAULT_BINS=y
|
|||||||
#
|
#
|
||||||
# Northbridge
|
# Northbridge
|
||||||
#
|
#
|
||||||
|
CONFIG_FIXED_MCHBAR_MMIO_BASE=0xfed10000
|
||||||
|
CONFIG_FIXED_DMIBAR_MMIO_BASE=0xfed18000
|
||||||
|
CONFIG_FIXED_EPBAR_MMIO_BASE=0xfed19000
|
||||||
CONFIG_USE_NATIVE_RAMINIT=y
|
CONFIG_USE_NATIVE_RAMINIT=y
|
||||||
CONFIG_NORTHBRIDGE_INTEL_SANDYBRIDGE=y
|
CONFIG_NORTHBRIDGE_INTEL_SANDYBRIDGE=y
|
||||||
# CONFIG_NATIVE_RAMINIT_IGNORE_MAX_MEM_FUSES is not set
|
# CONFIG_NATIVE_RAMINIT_IGNORE_MAX_MEM_FUSES is not set
|
||||||
@@ -331,6 +335,7 @@ CONFIG_SOUTHBRIDGE_INTEL_BD82X6X=y
|
|||||||
# CONFIG_HIDE_MEI_ON_ERROR is not set
|
# CONFIG_HIDE_MEI_ON_ERROR is not set
|
||||||
CONFIG_PCIEXP_HOTPLUG=y
|
CONFIG_PCIEXP_HOTPLUG=y
|
||||||
CONFIG_INTEL_DESCRIPTOR_MODE_REQUIRED=y
|
CONFIG_INTEL_DESCRIPTOR_MODE_REQUIRED=y
|
||||||
|
CONFIG_PCIEXP_COMMON_CLOCK=y
|
||||||
CONFIG_SOUTHBRIDGE_INTEL_COMMON_RESET=y
|
CONFIG_SOUTHBRIDGE_INTEL_COMMON_RESET=y
|
||||||
CONFIG_SOUTHBRIDGE_INTEL_COMMON_RTC=y
|
CONFIG_SOUTHBRIDGE_INTEL_COMMON_RTC=y
|
||||||
CONFIG_SOUTHBRIDGE_INTEL_COMMON_PMCLIB=y
|
CONFIG_SOUTHBRIDGE_INTEL_COMMON_PMCLIB=y
|
||||||
@@ -385,6 +390,7 @@ CONFIG_ARCH_VERSTAGE_X86_32=y
|
|||||||
CONFIG_ARCH_ROMSTAGE_X86_32=y
|
CONFIG_ARCH_ROMSTAGE_X86_32=y
|
||||||
CONFIG_ARCH_POSTCAR_X86_32=y
|
CONFIG_ARCH_POSTCAR_X86_32=y
|
||||||
CONFIG_ARCH_RAMSTAGE_X86_32=y
|
CONFIG_ARCH_RAMSTAGE_X86_32=y
|
||||||
|
CONFIG_ARCH_SMM_X86_32=y
|
||||||
CONFIG_ARCH_ALL_STAGES_X86_32=y
|
CONFIG_ARCH_ALL_STAGES_X86_32=y
|
||||||
CONFIG_HAVE_X86_64_SUPPORT=y
|
CONFIG_HAVE_X86_64_SUPPORT=y
|
||||||
CONFIG_RESERVED_PHYSICAL_ADDRESS_BITS_SUPPORT=y
|
CONFIG_RESERVED_PHYSICAL_ADDRESS_BITS_SUPPORT=y
|
||||||
@@ -404,6 +410,7 @@ CONFIG_X86_BOOTBLOCK_EXTRA_PROGRAM_SZ=0
|
|||||||
CONFIG_DEFAULT_EBDA_LOWMEM=0x100000
|
CONFIG_DEFAULT_EBDA_LOWMEM=0x100000
|
||||||
CONFIG_DEFAULT_EBDA_SEGMENT=0xF600
|
CONFIG_DEFAULT_EBDA_SEGMENT=0xF600
|
||||||
CONFIG_DEFAULT_EBDA_SIZE=0x400
|
CONFIG_DEFAULT_EBDA_SIZE=0x400
|
||||||
|
CONFIG_IOAPIC=y
|
||||||
# end of Chipset
|
# end of Chipset
|
||||||
|
|
||||||
#
|
#
|
||||||
@@ -536,6 +543,11 @@ CONFIG_PCR_FW_VER=10
|
|||||||
CONFIG_PCR_RUNTIME_DATA=3
|
CONFIG_PCR_RUNTIME_DATA=3
|
||||||
# end of Trusted Platform Module
|
# end of Trusted Platform Module
|
||||||
|
|
||||||
|
#
|
||||||
|
# TCG storage
|
||||||
|
#
|
||||||
|
# end of TCG storage
|
||||||
|
|
||||||
#
|
#
|
||||||
# Memory initialization
|
# Memory initialization
|
||||||
#
|
#
|
||||||
@@ -547,7 +559,6 @@ CONFIG_SECURITY_CLEAR_DRAM_ON_REGULAR_BOOT=y
|
|||||||
CONFIG_BOOTMEDIA_LOCK_NONE=y
|
CONFIG_BOOTMEDIA_LOCK_NONE=y
|
||||||
# CONFIG_BOOTMEDIA_LOCK_CONTROLLER is not set
|
# CONFIG_BOOTMEDIA_LOCK_CONTROLLER is not set
|
||||||
# CONFIG_BOOTMEDIA_LOCK_CHIP is not set
|
# CONFIG_BOOTMEDIA_LOCK_CHIP is not set
|
||||||
# CONFIG_BOOTMEDIA_SMM_BWP is not set
|
|
||||||
# end of Security
|
# end of Security
|
||||||
|
|
||||||
CONFIG_ACPI_HAVE_PCAT_8259=y
|
CONFIG_ACPI_HAVE_PCAT_8259=y
|
||||||
@@ -598,7 +609,6 @@ CONFIG_HAVE_ACPI_RESUME=y
|
|||||||
CONFIG_RESUME_PATH_SAME_AS_BOOT=y
|
CONFIG_RESUME_PATH_SAME_AS_BOOT=y
|
||||||
CONFIG_HAVE_MONOTONIC_TIMER=y
|
CONFIG_HAVE_MONOTONIC_TIMER=y
|
||||||
CONFIG_HAVE_OPTION_TABLE=y
|
CONFIG_HAVE_OPTION_TABLE=y
|
||||||
CONFIG_IOAPIC=y
|
|
||||||
CONFIG_USE_WATCHDOG_ON_BOOT=y
|
CONFIG_USE_WATCHDOG_ON_BOOT=y
|
||||||
|
|
||||||
#
|
#
|
||||||
@@ -661,9 +671,11 @@ CONFIG_DECOMPRESS_OFAST=y
|
|||||||
# Boot Logo Configuration
|
# Boot Logo Configuration
|
||||||
#
|
#
|
||||||
# CONFIG_BMP_LOGO is not set
|
# CONFIG_BMP_LOGO is not set
|
||||||
|
CONFIG_PLATFORM_POST_RENDER_DELAY_SEC=5
|
||||||
|
# CONFIG_PLATFORM_HAS_SECONDARY_BOOT_INDICATOR_LOGO is not set
|
||||||
|
# CONFIG_FRAMEBUFFER_SPLASH_TEXT is not set
|
||||||
# end of Boot Logo Configuration
|
# end of Boot Logo Configuration
|
||||||
|
|
||||||
CONFIG_WARNINGS_ARE_ERRORS=y
|
|
||||||
CONFIG_MAX_REBOOT_CNT=3
|
CONFIG_MAX_REBOOT_CNT=3
|
||||||
CONFIG_RELOCATABLE_MODULES=y
|
CONFIG_RELOCATABLE_MODULES=y
|
||||||
CONFIG_GENERIC_GPIO_LIB=y
|
CONFIG_GENERIC_GPIO_LIB=y
|
||||||
|
|||||||
@@ -101,6 +101,7 @@ CONFIG_VENDOR_DELL=y
|
|||||||
# CONFIG_VENDOR_PRODRIVE is not set
|
# CONFIG_VENDOR_PRODRIVE is not set
|
||||||
# CONFIG_VENDOR_PROTECTLI is not set
|
# CONFIG_VENDOR_PROTECTLI is not set
|
||||||
# CONFIG_VENDOR_PURISM is not set
|
# CONFIG_VENDOR_PURISM is not set
|
||||||
|
# CONFIG_VENDOR_QOTOM is not set
|
||||||
# CONFIG_VENDOR_RAPTOR_CS is not set
|
# CONFIG_VENDOR_RAPTOR_CS is not set
|
||||||
# CONFIG_VENDOR_RAZER is not set
|
# CONFIG_VENDOR_RAZER is not set
|
||||||
# CONFIG_VENDOR_RODA is not set
|
# CONFIG_VENDOR_RODA is not set
|
||||||
@@ -157,6 +158,7 @@ CONFIG_BOOT_DEVICE_SPI_FLASH_BUS=0
|
|||||||
# CONFIG_BOARD_DELL_E4300 is not set
|
# CONFIG_BOARD_DELL_E4300 is not set
|
||||||
# CONFIG_BOARD_DELL_E6400 is not set
|
# CONFIG_BOARD_DELL_E6400 is not set
|
||||||
# CONFIG_BOARD_DELL_LATITUDE_E7240 is not set
|
# CONFIG_BOARD_DELL_LATITUDE_E7240 is not set
|
||||||
|
# CONFIG_BOARD_DELL_OPTIPLEX_3040 is not set
|
||||||
# CONFIG_BOARD_DELL_OPTIPLEX_780_MT is not set
|
# CONFIG_BOARD_DELL_OPTIPLEX_780_MT is not set
|
||||||
# CONFIG_BOARD_DELL_OPTIPLEX_780_USFF is not set
|
# CONFIG_BOARD_DELL_OPTIPLEX_780_USFF is not set
|
||||||
# CONFIG_BOARD_DELL_OPTIPLEX_9020_SFF is not set
|
# CONFIG_BOARD_DELL_OPTIPLEX_9020_SFF is not set
|
||||||
@@ -206,7 +208,9 @@ CONFIG_D3COLD_SUPPORT=y
|
|||||||
# CONFIG_DRIVERS_UART_8250IO is not set
|
# CONFIG_DRIVERS_UART_8250IO is not set
|
||||||
CONFIG_PC_CMOS_BASE_PORT_BANK1=0x72
|
CONFIG_PC_CMOS_BASE_PORT_BANK1=0x72
|
||||||
CONFIG_HEAP_SIZE=0x100000
|
CONFIG_HEAP_SIZE=0x100000
|
||||||
|
# CONFIG_BOOTMEDIA_SMM_BWP is not set
|
||||||
# CONFIG_DRIVERS_EFI_FW_INFO is not set
|
# CONFIG_DRIVERS_EFI_FW_INFO is not set
|
||||||
|
# CONFIG_TCG_OPAL_S3_UNLOCK is not set
|
||||||
CONFIG_BOARD_ROMSIZE_KB_12288=y
|
CONFIG_BOARD_ROMSIZE_KB_12288=y
|
||||||
# CONFIG_COREBOOT_ROMSIZE_KB_256 is not set
|
# CONFIG_COREBOOT_ROMSIZE_KB_256 is not set
|
||||||
# CONFIG_COREBOOT_ROMSIZE_KB_512 is not set
|
# CONFIG_COREBOOT_ROMSIZE_KB_512 is not set
|
||||||
@@ -264,10 +268,6 @@ CONFIG_INTEL_GMA_BCLM_WIDTH=16
|
|||||||
CONFIG_BOOTBLOCK_IN_CBFS=y
|
CONFIG_BOOTBLOCK_IN_CBFS=y
|
||||||
CONFIG_DCACHE_RAM_MRC_VAR_SIZE=0x0
|
CONFIG_DCACHE_RAM_MRC_VAR_SIZE=0x0
|
||||||
CONFIG_HPET_MIN_TICKS=0x80
|
CONFIG_HPET_MIN_TICKS=0x80
|
||||||
CONFIG_FIXED_MCHBAR_MMIO_BASE=0xfed10000
|
|
||||||
CONFIG_FIXED_DMIBAR_MMIO_BASE=0xfed18000
|
|
||||||
CONFIG_FIXED_EPBAR_MMIO_BASE=0xfed19000
|
|
||||||
CONFIG_PCIEXP_COMMON_CLOCK=y
|
|
||||||
CONFIG_SOC_PHYSICAL_ADDRESS_WIDTH=0
|
CONFIG_SOC_PHYSICAL_ADDRESS_WIDTH=0
|
||||||
CONFIG_RAMSTAGE_CBFS_CACHE_SIZE=0x4000
|
CONFIG_RAMSTAGE_CBFS_CACHE_SIZE=0x4000
|
||||||
CONFIG_CBFS_CACHE_ALIGN=8
|
CONFIG_CBFS_CACHE_ALIGN=8
|
||||||
@@ -297,6 +297,7 @@ CONFIG_TSC_SYNC_MFENCE=y
|
|||||||
CONFIG_HAVE_SMI_HANDLER=y
|
CONFIG_HAVE_SMI_HANDLER=y
|
||||||
CONFIG_NEED_SMALL_2MB_PAGE_TABLES=y
|
CONFIG_NEED_SMALL_2MB_PAGE_TABLES=y
|
||||||
CONFIG_SMM_TSEG=y
|
CONFIG_SMM_TSEG=y
|
||||||
|
CONFIG_SMM_OPAL_S3_STATE_SMRAM_SIZE=0x0
|
||||||
CONFIG_SMM_PCI_RESOURCE_STORE_NUM_SLOTS=8
|
CONFIG_SMM_PCI_RESOURCE_STORE_NUM_SLOTS=8
|
||||||
CONFIG_AP_STACK_SIZE=0x800
|
CONFIG_AP_STACK_SIZE=0x800
|
||||||
CONFIG_SMP=y
|
CONFIG_SMP=y
|
||||||
@@ -312,6 +313,9 @@ CONFIG_CPU_MICROCODE_CBFS_DEFAULT_BINS=y
|
|||||||
#
|
#
|
||||||
# Northbridge
|
# Northbridge
|
||||||
#
|
#
|
||||||
|
CONFIG_FIXED_MCHBAR_MMIO_BASE=0xfed10000
|
||||||
|
CONFIG_FIXED_DMIBAR_MMIO_BASE=0xfed18000
|
||||||
|
CONFIG_FIXED_EPBAR_MMIO_BASE=0xfed19000
|
||||||
CONFIG_USE_NATIVE_RAMINIT=y
|
CONFIG_USE_NATIVE_RAMINIT=y
|
||||||
CONFIG_NORTHBRIDGE_INTEL_SANDYBRIDGE=y
|
CONFIG_NORTHBRIDGE_INTEL_SANDYBRIDGE=y
|
||||||
# CONFIG_NATIVE_RAMINIT_IGNORE_MAX_MEM_FUSES is not set
|
# CONFIG_NATIVE_RAMINIT_IGNORE_MAX_MEM_FUSES is not set
|
||||||
@@ -333,6 +337,7 @@ CONFIG_SOUTHBRIDGE_INTEL_C216=y
|
|||||||
# CONFIG_HIDE_MEI_ON_ERROR is not set
|
# CONFIG_HIDE_MEI_ON_ERROR is not set
|
||||||
CONFIG_PCIEXP_HOTPLUG=y
|
CONFIG_PCIEXP_HOTPLUG=y
|
||||||
CONFIG_INTEL_DESCRIPTOR_MODE_REQUIRED=y
|
CONFIG_INTEL_DESCRIPTOR_MODE_REQUIRED=y
|
||||||
|
CONFIG_PCIEXP_COMMON_CLOCK=y
|
||||||
CONFIG_SOUTHBRIDGE_INTEL_COMMON_RESET=y
|
CONFIG_SOUTHBRIDGE_INTEL_COMMON_RESET=y
|
||||||
CONFIG_SOUTHBRIDGE_INTEL_COMMON_RTC=y
|
CONFIG_SOUTHBRIDGE_INTEL_COMMON_RTC=y
|
||||||
CONFIG_SOUTHBRIDGE_INTEL_COMMON_PMCLIB=y
|
CONFIG_SOUTHBRIDGE_INTEL_COMMON_PMCLIB=y
|
||||||
@@ -387,6 +392,7 @@ CONFIG_ARCH_VERSTAGE_X86_32=y
|
|||||||
CONFIG_ARCH_ROMSTAGE_X86_32=y
|
CONFIG_ARCH_ROMSTAGE_X86_32=y
|
||||||
CONFIG_ARCH_POSTCAR_X86_32=y
|
CONFIG_ARCH_POSTCAR_X86_32=y
|
||||||
CONFIG_ARCH_RAMSTAGE_X86_32=y
|
CONFIG_ARCH_RAMSTAGE_X86_32=y
|
||||||
|
CONFIG_ARCH_SMM_X86_32=y
|
||||||
CONFIG_ARCH_ALL_STAGES_X86_32=y
|
CONFIG_ARCH_ALL_STAGES_X86_32=y
|
||||||
CONFIG_HAVE_X86_64_SUPPORT=y
|
CONFIG_HAVE_X86_64_SUPPORT=y
|
||||||
CONFIG_RESERVED_PHYSICAL_ADDRESS_BITS_SUPPORT=y
|
CONFIG_RESERVED_PHYSICAL_ADDRESS_BITS_SUPPORT=y
|
||||||
@@ -406,6 +412,7 @@ CONFIG_X86_BOOTBLOCK_EXTRA_PROGRAM_SZ=0
|
|||||||
CONFIG_DEFAULT_EBDA_LOWMEM=0x100000
|
CONFIG_DEFAULT_EBDA_LOWMEM=0x100000
|
||||||
CONFIG_DEFAULT_EBDA_SEGMENT=0xF600
|
CONFIG_DEFAULT_EBDA_SEGMENT=0xF600
|
||||||
CONFIG_DEFAULT_EBDA_SIZE=0x400
|
CONFIG_DEFAULT_EBDA_SIZE=0x400
|
||||||
|
CONFIG_IOAPIC=y
|
||||||
# end of Chipset
|
# end of Chipset
|
||||||
|
|
||||||
#
|
#
|
||||||
@@ -539,6 +546,11 @@ CONFIG_PCR_FW_VER=10
|
|||||||
CONFIG_PCR_RUNTIME_DATA=3
|
CONFIG_PCR_RUNTIME_DATA=3
|
||||||
# end of Trusted Platform Module
|
# end of Trusted Platform Module
|
||||||
|
|
||||||
|
#
|
||||||
|
# TCG storage
|
||||||
|
#
|
||||||
|
# end of TCG storage
|
||||||
|
|
||||||
#
|
#
|
||||||
# Memory initialization
|
# Memory initialization
|
||||||
#
|
#
|
||||||
@@ -550,7 +562,6 @@ CONFIG_SECURITY_CLEAR_DRAM_ON_REGULAR_BOOT=y
|
|||||||
CONFIG_BOOTMEDIA_LOCK_NONE=y
|
CONFIG_BOOTMEDIA_LOCK_NONE=y
|
||||||
# CONFIG_BOOTMEDIA_LOCK_CONTROLLER is not set
|
# CONFIG_BOOTMEDIA_LOCK_CONTROLLER is not set
|
||||||
# CONFIG_BOOTMEDIA_LOCK_CHIP is not set
|
# CONFIG_BOOTMEDIA_LOCK_CHIP is not set
|
||||||
# CONFIG_BOOTMEDIA_SMM_BWP is not set
|
|
||||||
# end of Security
|
# end of Security
|
||||||
|
|
||||||
CONFIG_ACPI_HAVE_PCAT_8259=y
|
CONFIG_ACPI_HAVE_PCAT_8259=y
|
||||||
@@ -601,7 +612,6 @@ CONFIG_HAVE_ACPI_RESUME=y
|
|||||||
CONFIG_RESUME_PATH_SAME_AS_BOOT=y
|
CONFIG_RESUME_PATH_SAME_AS_BOOT=y
|
||||||
CONFIG_HAVE_MONOTONIC_TIMER=y
|
CONFIG_HAVE_MONOTONIC_TIMER=y
|
||||||
CONFIG_HAVE_OPTION_TABLE=y
|
CONFIG_HAVE_OPTION_TABLE=y
|
||||||
CONFIG_IOAPIC=y
|
|
||||||
CONFIG_USE_WATCHDOG_ON_BOOT=y
|
CONFIG_USE_WATCHDOG_ON_BOOT=y
|
||||||
|
|
||||||
#
|
#
|
||||||
@@ -664,9 +674,11 @@ CONFIG_DECOMPRESS_OFAST=y
|
|||||||
# Boot Logo Configuration
|
# Boot Logo Configuration
|
||||||
#
|
#
|
||||||
# CONFIG_BMP_LOGO is not set
|
# CONFIG_BMP_LOGO is not set
|
||||||
|
CONFIG_PLATFORM_POST_RENDER_DELAY_SEC=5
|
||||||
|
# CONFIG_PLATFORM_HAS_SECONDARY_BOOT_INDICATOR_LOGO is not set
|
||||||
|
# CONFIG_FRAMEBUFFER_SPLASH_TEXT is not set
|
||||||
# end of Boot Logo Configuration
|
# end of Boot Logo Configuration
|
||||||
|
|
||||||
CONFIG_WARNINGS_ARE_ERRORS=y
|
|
||||||
CONFIG_MAX_REBOOT_CNT=3
|
CONFIG_MAX_REBOOT_CNT=3
|
||||||
CONFIG_RELOCATABLE_MODULES=y
|
CONFIG_RELOCATABLE_MODULES=y
|
||||||
CONFIG_GENERIC_GPIO_LIB=y
|
CONFIG_GENERIC_GPIO_LIB=y
|
||||||
|
|||||||
@@ -101,6 +101,7 @@ CONFIG_VENDOR_DELL=y
|
|||||||
# CONFIG_VENDOR_PRODRIVE is not set
|
# CONFIG_VENDOR_PRODRIVE is not set
|
||||||
# CONFIG_VENDOR_PROTECTLI is not set
|
# CONFIG_VENDOR_PROTECTLI is not set
|
||||||
# CONFIG_VENDOR_PURISM is not set
|
# CONFIG_VENDOR_PURISM is not set
|
||||||
|
# CONFIG_VENDOR_QOTOM is not set
|
||||||
# CONFIG_VENDOR_RAPTOR_CS is not set
|
# CONFIG_VENDOR_RAPTOR_CS is not set
|
||||||
# CONFIG_VENDOR_RAZER is not set
|
# CONFIG_VENDOR_RAZER is not set
|
||||||
# CONFIG_VENDOR_RODA is not set
|
# CONFIG_VENDOR_RODA is not set
|
||||||
@@ -155,6 +156,7 @@ CONFIG_BOOT_DEVICE_SPI_FLASH_BUS=0
|
|||||||
# CONFIG_BOARD_DELL_E4300 is not set
|
# CONFIG_BOARD_DELL_E4300 is not set
|
||||||
# CONFIG_BOARD_DELL_E6400 is not set
|
# CONFIG_BOARD_DELL_E6400 is not set
|
||||||
# CONFIG_BOARD_DELL_LATITUDE_E7240 is not set
|
# CONFIG_BOARD_DELL_LATITUDE_E7240 is not set
|
||||||
|
# CONFIG_BOARD_DELL_OPTIPLEX_3040 is not set
|
||||||
# CONFIG_BOARD_DELL_OPTIPLEX_780_MT is not set
|
# CONFIG_BOARD_DELL_OPTIPLEX_780_MT is not set
|
||||||
# CONFIG_BOARD_DELL_OPTIPLEX_780_USFF is not set
|
# CONFIG_BOARD_DELL_OPTIPLEX_780_USFF is not set
|
||||||
# CONFIG_BOARD_DELL_OPTIPLEX_9020_SFF is not set
|
# CONFIG_BOARD_DELL_OPTIPLEX_9020_SFF is not set
|
||||||
@@ -204,7 +206,9 @@ CONFIG_D3COLD_SUPPORT=y
|
|||||||
# CONFIG_DRIVERS_UART_8250IO is not set
|
# CONFIG_DRIVERS_UART_8250IO is not set
|
||||||
CONFIG_PC_CMOS_BASE_PORT_BANK1=0x72
|
CONFIG_PC_CMOS_BASE_PORT_BANK1=0x72
|
||||||
CONFIG_HEAP_SIZE=0x100000
|
CONFIG_HEAP_SIZE=0x100000
|
||||||
|
# CONFIG_BOOTMEDIA_SMM_BWP is not set
|
||||||
# CONFIG_DRIVERS_EFI_FW_INFO is not set
|
# CONFIG_DRIVERS_EFI_FW_INFO is not set
|
||||||
|
# CONFIG_TCG_OPAL_S3_UNLOCK is not set
|
||||||
CONFIG_BOARD_ROMSIZE_KB_12288=y
|
CONFIG_BOARD_ROMSIZE_KB_12288=y
|
||||||
# CONFIG_COREBOOT_ROMSIZE_KB_256 is not set
|
# CONFIG_COREBOOT_ROMSIZE_KB_256 is not set
|
||||||
# CONFIG_COREBOOT_ROMSIZE_KB_512 is not set
|
# CONFIG_COREBOOT_ROMSIZE_KB_512 is not set
|
||||||
@@ -262,10 +266,6 @@ CONFIG_INTEL_GMA_BCLM_WIDTH=16
|
|||||||
CONFIG_BOOTBLOCK_IN_CBFS=y
|
CONFIG_BOOTBLOCK_IN_CBFS=y
|
||||||
CONFIG_DCACHE_RAM_MRC_VAR_SIZE=0x0
|
CONFIG_DCACHE_RAM_MRC_VAR_SIZE=0x0
|
||||||
CONFIG_HPET_MIN_TICKS=0x80
|
CONFIG_HPET_MIN_TICKS=0x80
|
||||||
CONFIG_FIXED_MCHBAR_MMIO_BASE=0xfed10000
|
|
||||||
CONFIG_FIXED_DMIBAR_MMIO_BASE=0xfed18000
|
|
||||||
CONFIG_FIXED_EPBAR_MMIO_BASE=0xfed19000
|
|
||||||
CONFIG_PCIEXP_COMMON_CLOCK=y
|
|
||||||
CONFIG_SOC_PHYSICAL_ADDRESS_WIDTH=0
|
CONFIG_SOC_PHYSICAL_ADDRESS_WIDTH=0
|
||||||
CONFIG_RAMSTAGE_CBFS_CACHE_SIZE=0x4000
|
CONFIG_RAMSTAGE_CBFS_CACHE_SIZE=0x4000
|
||||||
CONFIG_CBFS_CACHE_ALIGN=8
|
CONFIG_CBFS_CACHE_ALIGN=8
|
||||||
@@ -295,6 +295,7 @@ CONFIG_TSC_SYNC_MFENCE=y
|
|||||||
CONFIG_HAVE_SMI_HANDLER=y
|
CONFIG_HAVE_SMI_HANDLER=y
|
||||||
CONFIG_NEED_SMALL_2MB_PAGE_TABLES=y
|
CONFIG_NEED_SMALL_2MB_PAGE_TABLES=y
|
||||||
CONFIG_SMM_TSEG=y
|
CONFIG_SMM_TSEG=y
|
||||||
|
CONFIG_SMM_OPAL_S3_STATE_SMRAM_SIZE=0x0
|
||||||
CONFIG_SMM_PCI_RESOURCE_STORE_NUM_SLOTS=8
|
CONFIG_SMM_PCI_RESOURCE_STORE_NUM_SLOTS=8
|
||||||
CONFIG_AP_STACK_SIZE=0x800
|
CONFIG_AP_STACK_SIZE=0x800
|
||||||
CONFIG_SMP=y
|
CONFIG_SMP=y
|
||||||
@@ -310,6 +311,9 @@ CONFIG_CPU_MICROCODE_CBFS_DEFAULT_BINS=y
|
|||||||
#
|
#
|
||||||
# Northbridge
|
# Northbridge
|
||||||
#
|
#
|
||||||
|
CONFIG_FIXED_MCHBAR_MMIO_BASE=0xfed10000
|
||||||
|
CONFIG_FIXED_DMIBAR_MMIO_BASE=0xfed18000
|
||||||
|
CONFIG_FIXED_EPBAR_MMIO_BASE=0xfed19000
|
||||||
CONFIG_USE_NATIVE_RAMINIT=y
|
CONFIG_USE_NATIVE_RAMINIT=y
|
||||||
CONFIG_NORTHBRIDGE_INTEL_SANDYBRIDGE=y
|
CONFIG_NORTHBRIDGE_INTEL_SANDYBRIDGE=y
|
||||||
# CONFIG_NATIVE_RAMINIT_IGNORE_MAX_MEM_FUSES is not set
|
# CONFIG_NATIVE_RAMINIT_IGNORE_MAX_MEM_FUSES is not set
|
||||||
@@ -331,6 +335,7 @@ CONFIG_SOUTHBRIDGE_INTEL_C216=y
|
|||||||
# CONFIG_HIDE_MEI_ON_ERROR is not set
|
# CONFIG_HIDE_MEI_ON_ERROR is not set
|
||||||
CONFIG_PCIEXP_HOTPLUG=y
|
CONFIG_PCIEXP_HOTPLUG=y
|
||||||
CONFIG_INTEL_DESCRIPTOR_MODE_REQUIRED=y
|
CONFIG_INTEL_DESCRIPTOR_MODE_REQUIRED=y
|
||||||
|
CONFIG_PCIEXP_COMMON_CLOCK=y
|
||||||
CONFIG_SOUTHBRIDGE_INTEL_COMMON_RESET=y
|
CONFIG_SOUTHBRIDGE_INTEL_COMMON_RESET=y
|
||||||
CONFIG_SOUTHBRIDGE_INTEL_COMMON_RTC=y
|
CONFIG_SOUTHBRIDGE_INTEL_COMMON_RTC=y
|
||||||
CONFIG_SOUTHBRIDGE_INTEL_COMMON_PMCLIB=y
|
CONFIG_SOUTHBRIDGE_INTEL_COMMON_PMCLIB=y
|
||||||
@@ -385,6 +390,7 @@ CONFIG_ARCH_VERSTAGE_X86_32=y
|
|||||||
CONFIG_ARCH_ROMSTAGE_X86_32=y
|
CONFIG_ARCH_ROMSTAGE_X86_32=y
|
||||||
CONFIG_ARCH_POSTCAR_X86_32=y
|
CONFIG_ARCH_POSTCAR_X86_32=y
|
||||||
CONFIG_ARCH_RAMSTAGE_X86_32=y
|
CONFIG_ARCH_RAMSTAGE_X86_32=y
|
||||||
|
CONFIG_ARCH_SMM_X86_32=y
|
||||||
CONFIG_ARCH_ALL_STAGES_X86_32=y
|
CONFIG_ARCH_ALL_STAGES_X86_32=y
|
||||||
CONFIG_HAVE_X86_64_SUPPORT=y
|
CONFIG_HAVE_X86_64_SUPPORT=y
|
||||||
CONFIG_RESERVED_PHYSICAL_ADDRESS_BITS_SUPPORT=y
|
CONFIG_RESERVED_PHYSICAL_ADDRESS_BITS_SUPPORT=y
|
||||||
@@ -404,6 +410,7 @@ CONFIG_X86_BOOTBLOCK_EXTRA_PROGRAM_SZ=0
|
|||||||
CONFIG_DEFAULT_EBDA_LOWMEM=0x100000
|
CONFIG_DEFAULT_EBDA_LOWMEM=0x100000
|
||||||
CONFIG_DEFAULT_EBDA_SEGMENT=0xF600
|
CONFIG_DEFAULT_EBDA_SEGMENT=0xF600
|
||||||
CONFIG_DEFAULT_EBDA_SIZE=0x400
|
CONFIG_DEFAULT_EBDA_SIZE=0x400
|
||||||
|
CONFIG_IOAPIC=y
|
||||||
# end of Chipset
|
# end of Chipset
|
||||||
|
|
||||||
#
|
#
|
||||||
@@ -536,6 +543,11 @@ CONFIG_PCR_FW_VER=10
|
|||||||
CONFIG_PCR_RUNTIME_DATA=3
|
CONFIG_PCR_RUNTIME_DATA=3
|
||||||
# end of Trusted Platform Module
|
# end of Trusted Platform Module
|
||||||
|
|
||||||
|
#
|
||||||
|
# TCG storage
|
||||||
|
#
|
||||||
|
# end of TCG storage
|
||||||
|
|
||||||
#
|
#
|
||||||
# Memory initialization
|
# Memory initialization
|
||||||
#
|
#
|
||||||
@@ -547,7 +559,6 @@ CONFIG_SECURITY_CLEAR_DRAM_ON_REGULAR_BOOT=y
|
|||||||
CONFIG_BOOTMEDIA_LOCK_NONE=y
|
CONFIG_BOOTMEDIA_LOCK_NONE=y
|
||||||
# CONFIG_BOOTMEDIA_LOCK_CONTROLLER is not set
|
# CONFIG_BOOTMEDIA_LOCK_CONTROLLER is not set
|
||||||
# CONFIG_BOOTMEDIA_LOCK_CHIP is not set
|
# CONFIG_BOOTMEDIA_LOCK_CHIP is not set
|
||||||
# CONFIG_BOOTMEDIA_SMM_BWP is not set
|
|
||||||
# end of Security
|
# end of Security
|
||||||
|
|
||||||
CONFIG_ACPI_HAVE_PCAT_8259=y
|
CONFIG_ACPI_HAVE_PCAT_8259=y
|
||||||
@@ -598,7 +609,6 @@ CONFIG_HAVE_ACPI_RESUME=y
|
|||||||
CONFIG_RESUME_PATH_SAME_AS_BOOT=y
|
CONFIG_RESUME_PATH_SAME_AS_BOOT=y
|
||||||
CONFIG_HAVE_MONOTONIC_TIMER=y
|
CONFIG_HAVE_MONOTONIC_TIMER=y
|
||||||
CONFIG_HAVE_OPTION_TABLE=y
|
CONFIG_HAVE_OPTION_TABLE=y
|
||||||
CONFIG_IOAPIC=y
|
|
||||||
CONFIG_USE_WATCHDOG_ON_BOOT=y
|
CONFIG_USE_WATCHDOG_ON_BOOT=y
|
||||||
|
|
||||||
#
|
#
|
||||||
@@ -661,9 +671,11 @@ CONFIG_DECOMPRESS_OFAST=y
|
|||||||
# Boot Logo Configuration
|
# Boot Logo Configuration
|
||||||
#
|
#
|
||||||
# CONFIG_BMP_LOGO is not set
|
# CONFIG_BMP_LOGO is not set
|
||||||
|
CONFIG_PLATFORM_POST_RENDER_DELAY_SEC=5
|
||||||
|
# CONFIG_PLATFORM_HAS_SECONDARY_BOOT_INDICATOR_LOGO is not set
|
||||||
|
# CONFIG_FRAMEBUFFER_SPLASH_TEXT is not set
|
||||||
# end of Boot Logo Configuration
|
# end of Boot Logo Configuration
|
||||||
|
|
||||||
CONFIG_WARNINGS_ARE_ERRORS=y
|
|
||||||
CONFIG_MAX_REBOOT_CNT=3
|
CONFIG_MAX_REBOOT_CNT=3
|
||||||
CONFIG_RELOCATABLE_MODULES=y
|
CONFIG_RELOCATABLE_MODULES=y
|
||||||
CONFIG_GENERIC_GPIO_LIB=y
|
CONFIG_GENERIC_GPIO_LIB=y
|
||||||
|
|||||||
@@ -101,6 +101,7 @@ CONFIG_VENDOR_DELL=y
|
|||||||
# CONFIG_VENDOR_PRODRIVE is not set
|
# CONFIG_VENDOR_PRODRIVE is not set
|
||||||
# CONFIG_VENDOR_PROTECTLI is not set
|
# CONFIG_VENDOR_PROTECTLI is not set
|
||||||
# CONFIG_VENDOR_PURISM is not set
|
# CONFIG_VENDOR_PURISM is not set
|
||||||
|
# CONFIG_VENDOR_QOTOM is not set
|
||||||
# CONFIG_VENDOR_RAPTOR_CS is not set
|
# CONFIG_VENDOR_RAPTOR_CS is not set
|
||||||
# CONFIG_VENDOR_RAZER is not set
|
# CONFIG_VENDOR_RAZER is not set
|
||||||
# CONFIG_VENDOR_RODA is not set
|
# CONFIG_VENDOR_RODA is not set
|
||||||
@@ -157,6 +158,7 @@ CONFIG_BOOT_DEVICE_SPI_FLASH_BUS=0
|
|||||||
# CONFIG_BOARD_DELL_E4300 is not set
|
# CONFIG_BOARD_DELL_E4300 is not set
|
||||||
# CONFIG_BOARD_DELL_E6400 is not set
|
# CONFIG_BOARD_DELL_E6400 is not set
|
||||||
# CONFIG_BOARD_DELL_LATITUDE_E7240 is not set
|
# CONFIG_BOARD_DELL_LATITUDE_E7240 is not set
|
||||||
|
# CONFIG_BOARD_DELL_OPTIPLEX_3040 is not set
|
||||||
# CONFIG_BOARD_DELL_OPTIPLEX_780_MT is not set
|
# CONFIG_BOARD_DELL_OPTIPLEX_780_MT is not set
|
||||||
# CONFIG_BOARD_DELL_OPTIPLEX_780_USFF is not set
|
# CONFIG_BOARD_DELL_OPTIPLEX_780_USFF is not set
|
||||||
# CONFIG_BOARD_DELL_OPTIPLEX_9020_SFF is not set
|
# CONFIG_BOARD_DELL_OPTIPLEX_9020_SFF is not set
|
||||||
@@ -206,7 +208,9 @@ CONFIG_D3COLD_SUPPORT=y
|
|||||||
# CONFIG_DRIVERS_UART_8250IO is not set
|
# CONFIG_DRIVERS_UART_8250IO is not set
|
||||||
CONFIG_PC_CMOS_BASE_PORT_BANK1=0x72
|
CONFIG_PC_CMOS_BASE_PORT_BANK1=0x72
|
||||||
CONFIG_HEAP_SIZE=0x100000
|
CONFIG_HEAP_SIZE=0x100000
|
||||||
|
# CONFIG_BOOTMEDIA_SMM_BWP is not set
|
||||||
# CONFIG_DRIVERS_EFI_FW_INFO is not set
|
# CONFIG_DRIVERS_EFI_FW_INFO is not set
|
||||||
|
# CONFIG_TCG_OPAL_S3_UNLOCK is not set
|
||||||
CONFIG_BOARD_ROMSIZE_KB_10240=y
|
CONFIG_BOARD_ROMSIZE_KB_10240=y
|
||||||
# CONFIG_COREBOOT_ROMSIZE_KB_256 is not set
|
# CONFIG_COREBOOT_ROMSIZE_KB_256 is not set
|
||||||
# CONFIG_COREBOOT_ROMSIZE_KB_512 is not set
|
# CONFIG_COREBOOT_ROMSIZE_KB_512 is not set
|
||||||
@@ -264,10 +268,6 @@ CONFIG_INTEL_GMA_BCLM_WIDTH=16
|
|||||||
CONFIG_BOOTBLOCK_IN_CBFS=y
|
CONFIG_BOOTBLOCK_IN_CBFS=y
|
||||||
CONFIG_DCACHE_RAM_MRC_VAR_SIZE=0x0
|
CONFIG_DCACHE_RAM_MRC_VAR_SIZE=0x0
|
||||||
CONFIG_HPET_MIN_TICKS=0x80
|
CONFIG_HPET_MIN_TICKS=0x80
|
||||||
CONFIG_FIXED_MCHBAR_MMIO_BASE=0xfed10000
|
|
||||||
CONFIG_FIXED_DMIBAR_MMIO_BASE=0xfed18000
|
|
||||||
CONFIG_FIXED_EPBAR_MMIO_BASE=0xfed19000
|
|
||||||
CONFIG_PCIEXP_COMMON_CLOCK=y
|
|
||||||
CONFIG_SOC_PHYSICAL_ADDRESS_WIDTH=0
|
CONFIG_SOC_PHYSICAL_ADDRESS_WIDTH=0
|
||||||
CONFIG_RAMSTAGE_CBFS_CACHE_SIZE=0x4000
|
CONFIG_RAMSTAGE_CBFS_CACHE_SIZE=0x4000
|
||||||
CONFIG_CBFS_CACHE_ALIGN=8
|
CONFIG_CBFS_CACHE_ALIGN=8
|
||||||
@@ -297,6 +297,7 @@ CONFIG_TSC_SYNC_MFENCE=y
|
|||||||
CONFIG_HAVE_SMI_HANDLER=y
|
CONFIG_HAVE_SMI_HANDLER=y
|
||||||
CONFIG_NEED_SMALL_2MB_PAGE_TABLES=y
|
CONFIG_NEED_SMALL_2MB_PAGE_TABLES=y
|
||||||
CONFIG_SMM_TSEG=y
|
CONFIG_SMM_TSEG=y
|
||||||
|
CONFIG_SMM_OPAL_S3_STATE_SMRAM_SIZE=0x0
|
||||||
CONFIG_SMM_PCI_RESOURCE_STORE_NUM_SLOTS=8
|
CONFIG_SMM_PCI_RESOURCE_STORE_NUM_SLOTS=8
|
||||||
CONFIG_AP_STACK_SIZE=0x800
|
CONFIG_AP_STACK_SIZE=0x800
|
||||||
CONFIG_SMP=y
|
CONFIG_SMP=y
|
||||||
@@ -312,6 +313,9 @@ CONFIG_CPU_MICROCODE_CBFS_DEFAULT_BINS=y
|
|||||||
#
|
#
|
||||||
# Northbridge
|
# Northbridge
|
||||||
#
|
#
|
||||||
|
CONFIG_FIXED_MCHBAR_MMIO_BASE=0xfed10000
|
||||||
|
CONFIG_FIXED_DMIBAR_MMIO_BASE=0xfed18000
|
||||||
|
CONFIG_FIXED_EPBAR_MMIO_BASE=0xfed19000
|
||||||
CONFIG_USE_NATIVE_RAMINIT=y
|
CONFIG_USE_NATIVE_RAMINIT=y
|
||||||
CONFIG_NORTHBRIDGE_INTEL_SANDYBRIDGE=y
|
CONFIG_NORTHBRIDGE_INTEL_SANDYBRIDGE=y
|
||||||
# CONFIG_NATIVE_RAMINIT_IGNORE_MAX_MEM_FUSES is not set
|
# CONFIG_NATIVE_RAMINIT_IGNORE_MAX_MEM_FUSES is not set
|
||||||
@@ -333,6 +337,7 @@ CONFIG_SOUTHBRIDGE_INTEL_BD82X6X=y
|
|||||||
# CONFIG_HIDE_MEI_ON_ERROR is not set
|
# CONFIG_HIDE_MEI_ON_ERROR is not set
|
||||||
CONFIG_PCIEXP_HOTPLUG=y
|
CONFIG_PCIEXP_HOTPLUG=y
|
||||||
CONFIG_INTEL_DESCRIPTOR_MODE_REQUIRED=y
|
CONFIG_INTEL_DESCRIPTOR_MODE_REQUIRED=y
|
||||||
|
CONFIG_PCIEXP_COMMON_CLOCK=y
|
||||||
CONFIG_SOUTHBRIDGE_INTEL_COMMON_RESET=y
|
CONFIG_SOUTHBRIDGE_INTEL_COMMON_RESET=y
|
||||||
CONFIG_SOUTHBRIDGE_INTEL_COMMON_RTC=y
|
CONFIG_SOUTHBRIDGE_INTEL_COMMON_RTC=y
|
||||||
CONFIG_SOUTHBRIDGE_INTEL_COMMON_PMCLIB=y
|
CONFIG_SOUTHBRIDGE_INTEL_COMMON_PMCLIB=y
|
||||||
@@ -387,6 +392,7 @@ CONFIG_ARCH_VERSTAGE_X86_32=y
|
|||||||
CONFIG_ARCH_ROMSTAGE_X86_32=y
|
CONFIG_ARCH_ROMSTAGE_X86_32=y
|
||||||
CONFIG_ARCH_POSTCAR_X86_32=y
|
CONFIG_ARCH_POSTCAR_X86_32=y
|
||||||
CONFIG_ARCH_RAMSTAGE_X86_32=y
|
CONFIG_ARCH_RAMSTAGE_X86_32=y
|
||||||
|
CONFIG_ARCH_SMM_X86_32=y
|
||||||
CONFIG_ARCH_ALL_STAGES_X86_32=y
|
CONFIG_ARCH_ALL_STAGES_X86_32=y
|
||||||
CONFIG_HAVE_X86_64_SUPPORT=y
|
CONFIG_HAVE_X86_64_SUPPORT=y
|
||||||
CONFIG_RESERVED_PHYSICAL_ADDRESS_BITS_SUPPORT=y
|
CONFIG_RESERVED_PHYSICAL_ADDRESS_BITS_SUPPORT=y
|
||||||
@@ -406,6 +412,7 @@ CONFIG_X86_BOOTBLOCK_EXTRA_PROGRAM_SZ=0
|
|||||||
CONFIG_DEFAULT_EBDA_LOWMEM=0x100000
|
CONFIG_DEFAULT_EBDA_LOWMEM=0x100000
|
||||||
CONFIG_DEFAULT_EBDA_SEGMENT=0xF600
|
CONFIG_DEFAULT_EBDA_SEGMENT=0xF600
|
||||||
CONFIG_DEFAULT_EBDA_SIZE=0x400
|
CONFIG_DEFAULT_EBDA_SIZE=0x400
|
||||||
|
CONFIG_IOAPIC=y
|
||||||
# end of Chipset
|
# end of Chipset
|
||||||
|
|
||||||
#
|
#
|
||||||
@@ -539,6 +546,11 @@ CONFIG_PCR_FW_VER=10
|
|||||||
CONFIG_PCR_RUNTIME_DATA=3
|
CONFIG_PCR_RUNTIME_DATA=3
|
||||||
# end of Trusted Platform Module
|
# end of Trusted Platform Module
|
||||||
|
|
||||||
|
#
|
||||||
|
# TCG storage
|
||||||
|
#
|
||||||
|
# end of TCG storage
|
||||||
|
|
||||||
#
|
#
|
||||||
# Memory initialization
|
# Memory initialization
|
||||||
#
|
#
|
||||||
@@ -550,7 +562,6 @@ CONFIG_SECURITY_CLEAR_DRAM_ON_REGULAR_BOOT=y
|
|||||||
CONFIG_BOOTMEDIA_LOCK_NONE=y
|
CONFIG_BOOTMEDIA_LOCK_NONE=y
|
||||||
# CONFIG_BOOTMEDIA_LOCK_CONTROLLER is not set
|
# CONFIG_BOOTMEDIA_LOCK_CONTROLLER is not set
|
||||||
# CONFIG_BOOTMEDIA_LOCK_CHIP is not set
|
# CONFIG_BOOTMEDIA_LOCK_CHIP is not set
|
||||||
# CONFIG_BOOTMEDIA_SMM_BWP is not set
|
|
||||||
# end of Security
|
# end of Security
|
||||||
|
|
||||||
CONFIG_ACPI_HAVE_PCAT_8259=y
|
CONFIG_ACPI_HAVE_PCAT_8259=y
|
||||||
@@ -601,7 +612,6 @@ CONFIG_HAVE_ACPI_RESUME=y
|
|||||||
CONFIG_RESUME_PATH_SAME_AS_BOOT=y
|
CONFIG_RESUME_PATH_SAME_AS_BOOT=y
|
||||||
CONFIG_HAVE_MONOTONIC_TIMER=y
|
CONFIG_HAVE_MONOTONIC_TIMER=y
|
||||||
CONFIG_HAVE_OPTION_TABLE=y
|
CONFIG_HAVE_OPTION_TABLE=y
|
||||||
CONFIG_IOAPIC=y
|
|
||||||
CONFIG_USE_WATCHDOG_ON_BOOT=y
|
CONFIG_USE_WATCHDOG_ON_BOOT=y
|
||||||
|
|
||||||
#
|
#
|
||||||
@@ -664,9 +674,11 @@ CONFIG_DECOMPRESS_OFAST=y
|
|||||||
# Boot Logo Configuration
|
# Boot Logo Configuration
|
||||||
#
|
#
|
||||||
# CONFIG_BMP_LOGO is not set
|
# CONFIG_BMP_LOGO is not set
|
||||||
|
CONFIG_PLATFORM_POST_RENDER_DELAY_SEC=5
|
||||||
|
# CONFIG_PLATFORM_HAS_SECONDARY_BOOT_INDICATOR_LOGO is not set
|
||||||
|
# CONFIG_FRAMEBUFFER_SPLASH_TEXT is not set
|
||||||
# end of Boot Logo Configuration
|
# end of Boot Logo Configuration
|
||||||
|
|
||||||
CONFIG_WARNINGS_ARE_ERRORS=y
|
|
||||||
CONFIG_MAX_REBOOT_CNT=3
|
CONFIG_MAX_REBOOT_CNT=3
|
||||||
CONFIG_RELOCATABLE_MODULES=y
|
CONFIG_RELOCATABLE_MODULES=y
|
||||||
CONFIG_GENERIC_GPIO_LIB=y
|
CONFIG_GENERIC_GPIO_LIB=y
|
||||||
|
|||||||
@@ -101,6 +101,7 @@ CONFIG_VENDOR_DELL=y
|
|||||||
# CONFIG_VENDOR_PRODRIVE is not set
|
# CONFIG_VENDOR_PRODRIVE is not set
|
||||||
# CONFIG_VENDOR_PROTECTLI is not set
|
# CONFIG_VENDOR_PROTECTLI is not set
|
||||||
# CONFIG_VENDOR_PURISM is not set
|
# CONFIG_VENDOR_PURISM is not set
|
||||||
|
# CONFIG_VENDOR_QOTOM is not set
|
||||||
# CONFIG_VENDOR_RAPTOR_CS is not set
|
# CONFIG_VENDOR_RAPTOR_CS is not set
|
||||||
# CONFIG_VENDOR_RAZER is not set
|
# CONFIG_VENDOR_RAZER is not set
|
||||||
# CONFIG_VENDOR_RODA is not set
|
# CONFIG_VENDOR_RODA is not set
|
||||||
@@ -155,6 +156,7 @@ CONFIG_BOOT_DEVICE_SPI_FLASH_BUS=0
|
|||||||
# CONFIG_BOARD_DELL_E4300 is not set
|
# CONFIG_BOARD_DELL_E4300 is not set
|
||||||
# CONFIG_BOARD_DELL_E6400 is not set
|
# CONFIG_BOARD_DELL_E6400 is not set
|
||||||
# CONFIG_BOARD_DELL_LATITUDE_E7240 is not set
|
# CONFIG_BOARD_DELL_LATITUDE_E7240 is not set
|
||||||
|
# CONFIG_BOARD_DELL_OPTIPLEX_3040 is not set
|
||||||
# CONFIG_BOARD_DELL_OPTIPLEX_780_MT is not set
|
# CONFIG_BOARD_DELL_OPTIPLEX_780_MT is not set
|
||||||
# CONFIG_BOARD_DELL_OPTIPLEX_780_USFF is not set
|
# CONFIG_BOARD_DELL_OPTIPLEX_780_USFF is not set
|
||||||
# CONFIG_BOARD_DELL_OPTIPLEX_9020_SFF is not set
|
# CONFIG_BOARD_DELL_OPTIPLEX_9020_SFF is not set
|
||||||
@@ -204,7 +206,9 @@ CONFIG_D3COLD_SUPPORT=y
|
|||||||
# CONFIG_DRIVERS_UART_8250IO is not set
|
# CONFIG_DRIVERS_UART_8250IO is not set
|
||||||
CONFIG_PC_CMOS_BASE_PORT_BANK1=0x72
|
CONFIG_PC_CMOS_BASE_PORT_BANK1=0x72
|
||||||
CONFIG_HEAP_SIZE=0x100000
|
CONFIG_HEAP_SIZE=0x100000
|
||||||
|
# CONFIG_BOOTMEDIA_SMM_BWP is not set
|
||||||
# CONFIG_DRIVERS_EFI_FW_INFO is not set
|
# CONFIG_DRIVERS_EFI_FW_INFO is not set
|
||||||
|
# CONFIG_TCG_OPAL_S3_UNLOCK is not set
|
||||||
CONFIG_BOARD_ROMSIZE_KB_10240=y
|
CONFIG_BOARD_ROMSIZE_KB_10240=y
|
||||||
# CONFIG_COREBOOT_ROMSIZE_KB_256 is not set
|
# CONFIG_COREBOOT_ROMSIZE_KB_256 is not set
|
||||||
# CONFIG_COREBOOT_ROMSIZE_KB_512 is not set
|
# CONFIG_COREBOOT_ROMSIZE_KB_512 is not set
|
||||||
@@ -262,10 +266,6 @@ CONFIG_INTEL_GMA_BCLM_WIDTH=16
|
|||||||
CONFIG_BOOTBLOCK_IN_CBFS=y
|
CONFIG_BOOTBLOCK_IN_CBFS=y
|
||||||
CONFIG_DCACHE_RAM_MRC_VAR_SIZE=0x0
|
CONFIG_DCACHE_RAM_MRC_VAR_SIZE=0x0
|
||||||
CONFIG_HPET_MIN_TICKS=0x80
|
CONFIG_HPET_MIN_TICKS=0x80
|
||||||
CONFIG_FIXED_MCHBAR_MMIO_BASE=0xfed10000
|
|
||||||
CONFIG_FIXED_DMIBAR_MMIO_BASE=0xfed18000
|
|
||||||
CONFIG_FIXED_EPBAR_MMIO_BASE=0xfed19000
|
|
||||||
CONFIG_PCIEXP_COMMON_CLOCK=y
|
|
||||||
CONFIG_SOC_PHYSICAL_ADDRESS_WIDTH=0
|
CONFIG_SOC_PHYSICAL_ADDRESS_WIDTH=0
|
||||||
CONFIG_RAMSTAGE_CBFS_CACHE_SIZE=0x4000
|
CONFIG_RAMSTAGE_CBFS_CACHE_SIZE=0x4000
|
||||||
CONFIG_CBFS_CACHE_ALIGN=8
|
CONFIG_CBFS_CACHE_ALIGN=8
|
||||||
@@ -295,6 +295,7 @@ CONFIG_TSC_SYNC_MFENCE=y
|
|||||||
CONFIG_HAVE_SMI_HANDLER=y
|
CONFIG_HAVE_SMI_HANDLER=y
|
||||||
CONFIG_NEED_SMALL_2MB_PAGE_TABLES=y
|
CONFIG_NEED_SMALL_2MB_PAGE_TABLES=y
|
||||||
CONFIG_SMM_TSEG=y
|
CONFIG_SMM_TSEG=y
|
||||||
|
CONFIG_SMM_OPAL_S3_STATE_SMRAM_SIZE=0x0
|
||||||
CONFIG_SMM_PCI_RESOURCE_STORE_NUM_SLOTS=8
|
CONFIG_SMM_PCI_RESOURCE_STORE_NUM_SLOTS=8
|
||||||
CONFIG_AP_STACK_SIZE=0x800
|
CONFIG_AP_STACK_SIZE=0x800
|
||||||
CONFIG_SMP=y
|
CONFIG_SMP=y
|
||||||
@@ -310,6 +311,9 @@ CONFIG_CPU_MICROCODE_CBFS_DEFAULT_BINS=y
|
|||||||
#
|
#
|
||||||
# Northbridge
|
# Northbridge
|
||||||
#
|
#
|
||||||
|
CONFIG_FIXED_MCHBAR_MMIO_BASE=0xfed10000
|
||||||
|
CONFIG_FIXED_DMIBAR_MMIO_BASE=0xfed18000
|
||||||
|
CONFIG_FIXED_EPBAR_MMIO_BASE=0xfed19000
|
||||||
CONFIG_USE_NATIVE_RAMINIT=y
|
CONFIG_USE_NATIVE_RAMINIT=y
|
||||||
CONFIG_NORTHBRIDGE_INTEL_SANDYBRIDGE=y
|
CONFIG_NORTHBRIDGE_INTEL_SANDYBRIDGE=y
|
||||||
# CONFIG_NATIVE_RAMINIT_IGNORE_MAX_MEM_FUSES is not set
|
# CONFIG_NATIVE_RAMINIT_IGNORE_MAX_MEM_FUSES is not set
|
||||||
@@ -331,6 +335,7 @@ CONFIG_SOUTHBRIDGE_INTEL_BD82X6X=y
|
|||||||
# CONFIG_HIDE_MEI_ON_ERROR is not set
|
# CONFIG_HIDE_MEI_ON_ERROR is not set
|
||||||
CONFIG_PCIEXP_HOTPLUG=y
|
CONFIG_PCIEXP_HOTPLUG=y
|
||||||
CONFIG_INTEL_DESCRIPTOR_MODE_REQUIRED=y
|
CONFIG_INTEL_DESCRIPTOR_MODE_REQUIRED=y
|
||||||
|
CONFIG_PCIEXP_COMMON_CLOCK=y
|
||||||
CONFIG_SOUTHBRIDGE_INTEL_COMMON_RESET=y
|
CONFIG_SOUTHBRIDGE_INTEL_COMMON_RESET=y
|
||||||
CONFIG_SOUTHBRIDGE_INTEL_COMMON_RTC=y
|
CONFIG_SOUTHBRIDGE_INTEL_COMMON_RTC=y
|
||||||
CONFIG_SOUTHBRIDGE_INTEL_COMMON_PMCLIB=y
|
CONFIG_SOUTHBRIDGE_INTEL_COMMON_PMCLIB=y
|
||||||
@@ -385,6 +390,7 @@ CONFIG_ARCH_VERSTAGE_X86_32=y
|
|||||||
CONFIG_ARCH_ROMSTAGE_X86_32=y
|
CONFIG_ARCH_ROMSTAGE_X86_32=y
|
||||||
CONFIG_ARCH_POSTCAR_X86_32=y
|
CONFIG_ARCH_POSTCAR_X86_32=y
|
||||||
CONFIG_ARCH_RAMSTAGE_X86_32=y
|
CONFIG_ARCH_RAMSTAGE_X86_32=y
|
||||||
|
CONFIG_ARCH_SMM_X86_32=y
|
||||||
CONFIG_ARCH_ALL_STAGES_X86_32=y
|
CONFIG_ARCH_ALL_STAGES_X86_32=y
|
||||||
CONFIG_HAVE_X86_64_SUPPORT=y
|
CONFIG_HAVE_X86_64_SUPPORT=y
|
||||||
CONFIG_RESERVED_PHYSICAL_ADDRESS_BITS_SUPPORT=y
|
CONFIG_RESERVED_PHYSICAL_ADDRESS_BITS_SUPPORT=y
|
||||||
@@ -404,6 +410,7 @@ CONFIG_X86_BOOTBLOCK_EXTRA_PROGRAM_SZ=0
|
|||||||
CONFIG_DEFAULT_EBDA_LOWMEM=0x100000
|
CONFIG_DEFAULT_EBDA_LOWMEM=0x100000
|
||||||
CONFIG_DEFAULT_EBDA_SEGMENT=0xF600
|
CONFIG_DEFAULT_EBDA_SEGMENT=0xF600
|
||||||
CONFIG_DEFAULT_EBDA_SIZE=0x400
|
CONFIG_DEFAULT_EBDA_SIZE=0x400
|
||||||
|
CONFIG_IOAPIC=y
|
||||||
# end of Chipset
|
# end of Chipset
|
||||||
|
|
||||||
#
|
#
|
||||||
@@ -536,6 +543,11 @@ CONFIG_PCR_FW_VER=10
|
|||||||
CONFIG_PCR_RUNTIME_DATA=3
|
CONFIG_PCR_RUNTIME_DATA=3
|
||||||
# end of Trusted Platform Module
|
# end of Trusted Platform Module
|
||||||
|
|
||||||
|
#
|
||||||
|
# TCG storage
|
||||||
|
#
|
||||||
|
# end of TCG storage
|
||||||
|
|
||||||
#
|
#
|
||||||
# Memory initialization
|
# Memory initialization
|
||||||
#
|
#
|
||||||
@@ -547,7 +559,6 @@ CONFIG_SECURITY_CLEAR_DRAM_ON_REGULAR_BOOT=y
|
|||||||
CONFIG_BOOTMEDIA_LOCK_NONE=y
|
CONFIG_BOOTMEDIA_LOCK_NONE=y
|
||||||
# CONFIG_BOOTMEDIA_LOCK_CONTROLLER is not set
|
# CONFIG_BOOTMEDIA_LOCK_CONTROLLER is not set
|
||||||
# CONFIG_BOOTMEDIA_LOCK_CHIP is not set
|
# CONFIG_BOOTMEDIA_LOCK_CHIP is not set
|
||||||
# CONFIG_BOOTMEDIA_SMM_BWP is not set
|
|
||||||
# end of Security
|
# end of Security
|
||||||
|
|
||||||
CONFIG_ACPI_HAVE_PCAT_8259=y
|
CONFIG_ACPI_HAVE_PCAT_8259=y
|
||||||
@@ -598,7 +609,6 @@ CONFIG_HAVE_ACPI_RESUME=y
|
|||||||
CONFIG_RESUME_PATH_SAME_AS_BOOT=y
|
CONFIG_RESUME_PATH_SAME_AS_BOOT=y
|
||||||
CONFIG_HAVE_MONOTONIC_TIMER=y
|
CONFIG_HAVE_MONOTONIC_TIMER=y
|
||||||
CONFIG_HAVE_OPTION_TABLE=y
|
CONFIG_HAVE_OPTION_TABLE=y
|
||||||
CONFIG_IOAPIC=y
|
|
||||||
CONFIG_USE_WATCHDOG_ON_BOOT=y
|
CONFIG_USE_WATCHDOG_ON_BOOT=y
|
||||||
|
|
||||||
#
|
#
|
||||||
@@ -661,9 +671,11 @@ CONFIG_DECOMPRESS_OFAST=y
|
|||||||
# Boot Logo Configuration
|
# Boot Logo Configuration
|
||||||
#
|
#
|
||||||
# CONFIG_BMP_LOGO is not set
|
# CONFIG_BMP_LOGO is not set
|
||||||
|
CONFIG_PLATFORM_POST_RENDER_DELAY_SEC=5
|
||||||
|
# CONFIG_PLATFORM_HAS_SECONDARY_BOOT_INDICATOR_LOGO is not set
|
||||||
|
# CONFIG_FRAMEBUFFER_SPLASH_TEXT is not set
|
||||||
# end of Boot Logo Configuration
|
# end of Boot Logo Configuration
|
||||||
|
|
||||||
CONFIG_WARNINGS_ARE_ERRORS=y
|
|
||||||
CONFIG_MAX_REBOOT_CNT=3
|
CONFIG_MAX_REBOOT_CNT=3
|
||||||
CONFIG_RELOCATABLE_MODULES=y
|
CONFIG_RELOCATABLE_MODULES=y
|
||||||
CONFIG_GENERIC_GPIO_LIB=y
|
CONFIG_GENERIC_GPIO_LIB=y
|
||||||
|
|||||||
@@ -101,6 +101,7 @@ CONFIG_VENDOR_DELL=y
|
|||||||
# CONFIG_VENDOR_PRODRIVE is not set
|
# CONFIG_VENDOR_PRODRIVE is not set
|
||||||
# CONFIG_VENDOR_PROTECTLI is not set
|
# CONFIG_VENDOR_PROTECTLI is not set
|
||||||
# CONFIG_VENDOR_PURISM is not set
|
# CONFIG_VENDOR_PURISM is not set
|
||||||
|
# CONFIG_VENDOR_QOTOM is not set
|
||||||
# CONFIG_VENDOR_RAPTOR_CS is not set
|
# CONFIG_VENDOR_RAPTOR_CS is not set
|
||||||
# CONFIG_VENDOR_RAZER is not set
|
# CONFIG_VENDOR_RAZER is not set
|
||||||
# CONFIG_VENDOR_RODA is not set
|
# CONFIG_VENDOR_RODA is not set
|
||||||
@@ -157,6 +158,7 @@ CONFIG_BOOT_DEVICE_SPI_FLASH_BUS=0
|
|||||||
# CONFIG_BOARD_DELL_E4300 is not set
|
# CONFIG_BOARD_DELL_E4300 is not set
|
||||||
# CONFIG_BOARD_DELL_E6400 is not set
|
# CONFIG_BOARD_DELL_E6400 is not set
|
||||||
# CONFIG_BOARD_DELL_LATITUDE_E7240 is not set
|
# CONFIG_BOARD_DELL_LATITUDE_E7240 is not set
|
||||||
|
# CONFIG_BOARD_DELL_OPTIPLEX_3040 is not set
|
||||||
# CONFIG_BOARD_DELL_OPTIPLEX_780_MT is not set
|
# CONFIG_BOARD_DELL_OPTIPLEX_780_MT is not set
|
||||||
# CONFIG_BOARD_DELL_OPTIPLEX_780_USFF is not set
|
# CONFIG_BOARD_DELL_OPTIPLEX_780_USFF is not set
|
||||||
# CONFIG_BOARD_DELL_OPTIPLEX_9020_SFF is not set
|
# CONFIG_BOARD_DELL_OPTIPLEX_9020_SFF is not set
|
||||||
@@ -206,7 +208,9 @@ CONFIG_D3COLD_SUPPORT=y
|
|||||||
# CONFIG_DRIVERS_UART_8250IO is not set
|
# CONFIG_DRIVERS_UART_8250IO is not set
|
||||||
CONFIG_PC_CMOS_BASE_PORT_BANK1=0x72
|
CONFIG_PC_CMOS_BASE_PORT_BANK1=0x72
|
||||||
CONFIG_HEAP_SIZE=0x100000
|
CONFIG_HEAP_SIZE=0x100000
|
||||||
|
# CONFIG_BOOTMEDIA_SMM_BWP is not set
|
||||||
# CONFIG_DRIVERS_EFI_FW_INFO is not set
|
# CONFIG_DRIVERS_EFI_FW_INFO is not set
|
||||||
|
# CONFIG_TCG_OPAL_S3_UNLOCK is not set
|
||||||
CONFIG_BOARD_ROMSIZE_KB_12288=y
|
CONFIG_BOARD_ROMSIZE_KB_12288=y
|
||||||
# CONFIG_COREBOOT_ROMSIZE_KB_256 is not set
|
# CONFIG_COREBOOT_ROMSIZE_KB_256 is not set
|
||||||
# CONFIG_COREBOOT_ROMSIZE_KB_512 is not set
|
# CONFIG_COREBOOT_ROMSIZE_KB_512 is not set
|
||||||
@@ -264,10 +268,6 @@ CONFIG_INTEL_GMA_BCLM_WIDTH=16
|
|||||||
CONFIG_BOOTBLOCK_IN_CBFS=y
|
CONFIG_BOOTBLOCK_IN_CBFS=y
|
||||||
CONFIG_DCACHE_RAM_MRC_VAR_SIZE=0x0
|
CONFIG_DCACHE_RAM_MRC_VAR_SIZE=0x0
|
||||||
CONFIG_HPET_MIN_TICKS=0x80
|
CONFIG_HPET_MIN_TICKS=0x80
|
||||||
CONFIG_FIXED_MCHBAR_MMIO_BASE=0xfed10000
|
|
||||||
CONFIG_FIXED_DMIBAR_MMIO_BASE=0xfed18000
|
|
||||||
CONFIG_FIXED_EPBAR_MMIO_BASE=0xfed19000
|
|
||||||
CONFIG_PCIEXP_COMMON_CLOCK=y
|
|
||||||
CONFIG_SOC_PHYSICAL_ADDRESS_WIDTH=0
|
CONFIG_SOC_PHYSICAL_ADDRESS_WIDTH=0
|
||||||
CONFIG_RAMSTAGE_CBFS_CACHE_SIZE=0x4000
|
CONFIG_RAMSTAGE_CBFS_CACHE_SIZE=0x4000
|
||||||
CONFIG_CBFS_CACHE_ALIGN=8
|
CONFIG_CBFS_CACHE_ALIGN=8
|
||||||
@@ -297,6 +297,7 @@ CONFIG_TSC_SYNC_MFENCE=y
|
|||||||
CONFIG_HAVE_SMI_HANDLER=y
|
CONFIG_HAVE_SMI_HANDLER=y
|
||||||
CONFIG_NEED_SMALL_2MB_PAGE_TABLES=y
|
CONFIG_NEED_SMALL_2MB_PAGE_TABLES=y
|
||||||
CONFIG_SMM_TSEG=y
|
CONFIG_SMM_TSEG=y
|
||||||
|
CONFIG_SMM_OPAL_S3_STATE_SMRAM_SIZE=0x0
|
||||||
CONFIG_SMM_PCI_RESOURCE_STORE_NUM_SLOTS=8
|
CONFIG_SMM_PCI_RESOURCE_STORE_NUM_SLOTS=8
|
||||||
CONFIG_AP_STACK_SIZE=0x800
|
CONFIG_AP_STACK_SIZE=0x800
|
||||||
CONFIG_SMP=y
|
CONFIG_SMP=y
|
||||||
@@ -312,6 +313,9 @@ CONFIG_CPU_MICROCODE_CBFS_DEFAULT_BINS=y
|
|||||||
#
|
#
|
||||||
# Northbridge
|
# Northbridge
|
||||||
#
|
#
|
||||||
|
CONFIG_FIXED_MCHBAR_MMIO_BASE=0xfed10000
|
||||||
|
CONFIG_FIXED_DMIBAR_MMIO_BASE=0xfed18000
|
||||||
|
CONFIG_FIXED_EPBAR_MMIO_BASE=0xfed19000
|
||||||
CONFIG_USE_NATIVE_RAMINIT=y
|
CONFIG_USE_NATIVE_RAMINIT=y
|
||||||
CONFIG_NORTHBRIDGE_INTEL_SANDYBRIDGE=y
|
CONFIG_NORTHBRIDGE_INTEL_SANDYBRIDGE=y
|
||||||
# CONFIG_NATIVE_RAMINIT_IGNORE_MAX_MEM_FUSES is not set
|
# CONFIG_NATIVE_RAMINIT_IGNORE_MAX_MEM_FUSES is not set
|
||||||
@@ -333,6 +337,7 @@ CONFIG_SOUTHBRIDGE_INTEL_C216=y
|
|||||||
# CONFIG_HIDE_MEI_ON_ERROR is not set
|
# CONFIG_HIDE_MEI_ON_ERROR is not set
|
||||||
CONFIG_PCIEXP_HOTPLUG=y
|
CONFIG_PCIEXP_HOTPLUG=y
|
||||||
CONFIG_INTEL_DESCRIPTOR_MODE_REQUIRED=y
|
CONFIG_INTEL_DESCRIPTOR_MODE_REQUIRED=y
|
||||||
|
CONFIG_PCIEXP_COMMON_CLOCK=y
|
||||||
CONFIG_SOUTHBRIDGE_INTEL_COMMON_RESET=y
|
CONFIG_SOUTHBRIDGE_INTEL_COMMON_RESET=y
|
||||||
CONFIG_SOUTHBRIDGE_INTEL_COMMON_RTC=y
|
CONFIG_SOUTHBRIDGE_INTEL_COMMON_RTC=y
|
||||||
CONFIG_SOUTHBRIDGE_INTEL_COMMON_PMCLIB=y
|
CONFIG_SOUTHBRIDGE_INTEL_COMMON_PMCLIB=y
|
||||||
@@ -387,6 +392,7 @@ CONFIG_ARCH_VERSTAGE_X86_32=y
|
|||||||
CONFIG_ARCH_ROMSTAGE_X86_32=y
|
CONFIG_ARCH_ROMSTAGE_X86_32=y
|
||||||
CONFIG_ARCH_POSTCAR_X86_32=y
|
CONFIG_ARCH_POSTCAR_X86_32=y
|
||||||
CONFIG_ARCH_RAMSTAGE_X86_32=y
|
CONFIG_ARCH_RAMSTAGE_X86_32=y
|
||||||
|
CONFIG_ARCH_SMM_X86_32=y
|
||||||
CONFIG_ARCH_ALL_STAGES_X86_32=y
|
CONFIG_ARCH_ALL_STAGES_X86_32=y
|
||||||
CONFIG_HAVE_X86_64_SUPPORT=y
|
CONFIG_HAVE_X86_64_SUPPORT=y
|
||||||
CONFIG_RESERVED_PHYSICAL_ADDRESS_BITS_SUPPORT=y
|
CONFIG_RESERVED_PHYSICAL_ADDRESS_BITS_SUPPORT=y
|
||||||
@@ -406,6 +412,7 @@ CONFIG_X86_BOOTBLOCK_EXTRA_PROGRAM_SZ=0
|
|||||||
CONFIG_DEFAULT_EBDA_LOWMEM=0x100000
|
CONFIG_DEFAULT_EBDA_LOWMEM=0x100000
|
||||||
CONFIG_DEFAULT_EBDA_SEGMENT=0xF600
|
CONFIG_DEFAULT_EBDA_SEGMENT=0xF600
|
||||||
CONFIG_DEFAULT_EBDA_SIZE=0x400
|
CONFIG_DEFAULT_EBDA_SIZE=0x400
|
||||||
|
CONFIG_IOAPIC=y
|
||||||
# end of Chipset
|
# end of Chipset
|
||||||
|
|
||||||
#
|
#
|
||||||
@@ -539,6 +546,11 @@ CONFIG_PCR_FW_VER=10
|
|||||||
CONFIG_PCR_RUNTIME_DATA=3
|
CONFIG_PCR_RUNTIME_DATA=3
|
||||||
# end of Trusted Platform Module
|
# end of Trusted Platform Module
|
||||||
|
|
||||||
|
#
|
||||||
|
# TCG storage
|
||||||
|
#
|
||||||
|
# end of TCG storage
|
||||||
|
|
||||||
#
|
#
|
||||||
# Memory initialization
|
# Memory initialization
|
||||||
#
|
#
|
||||||
@@ -550,7 +562,6 @@ CONFIG_SECURITY_CLEAR_DRAM_ON_REGULAR_BOOT=y
|
|||||||
CONFIG_BOOTMEDIA_LOCK_NONE=y
|
CONFIG_BOOTMEDIA_LOCK_NONE=y
|
||||||
# CONFIG_BOOTMEDIA_LOCK_CONTROLLER is not set
|
# CONFIG_BOOTMEDIA_LOCK_CONTROLLER is not set
|
||||||
# CONFIG_BOOTMEDIA_LOCK_CHIP is not set
|
# CONFIG_BOOTMEDIA_LOCK_CHIP is not set
|
||||||
# CONFIG_BOOTMEDIA_SMM_BWP is not set
|
|
||||||
# end of Security
|
# end of Security
|
||||||
|
|
||||||
CONFIG_ACPI_HAVE_PCAT_8259=y
|
CONFIG_ACPI_HAVE_PCAT_8259=y
|
||||||
@@ -601,7 +612,6 @@ CONFIG_HAVE_ACPI_RESUME=y
|
|||||||
CONFIG_RESUME_PATH_SAME_AS_BOOT=y
|
CONFIG_RESUME_PATH_SAME_AS_BOOT=y
|
||||||
CONFIG_HAVE_MONOTONIC_TIMER=y
|
CONFIG_HAVE_MONOTONIC_TIMER=y
|
||||||
CONFIG_HAVE_OPTION_TABLE=y
|
CONFIG_HAVE_OPTION_TABLE=y
|
||||||
CONFIG_IOAPIC=y
|
|
||||||
CONFIG_USE_WATCHDOG_ON_BOOT=y
|
CONFIG_USE_WATCHDOG_ON_BOOT=y
|
||||||
|
|
||||||
#
|
#
|
||||||
@@ -664,9 +674,11 @@ CONFIG_DECOMPRESS_OFAST=y
|
|||||||
# Boot Logo Configuration
|
# Boot Logo Configuration
|
||||||
#
|
#
|
||||||
# CONFIG_BMP_LOGO is not set
|
# CONFIG_BMP_LOGO is not set
|
||||||
|
CONFIG_PLATFORM_POST_RENDER_DELAY_SEC=5
|
||||||
|
# CONFIG_PLATFORM_HAS_SECONDARY_BOOT_INDICATOR_LOGO is not set
|
||||||
|
# CONFIG_FRAMEBUFFER_SPLASH_TEXT is not set
|
||||||
# end of Boot Logo Configuration
|
# end of Boot Logo Configuration
|
||||||
|
|
||||||
CONFIG_WARNINGS_ARE_ERRORS=y
|
|
||||||
CONFIG_MAX_REBOOT_CNT=3
|
CONFIG_MAX_REBOOT_CNT=3
|
||||||
CONFIG_RELOCATABLE_MODULES=y
|
CONFIG_RELOCATABLE_MODULES=y
|
||||||
CONFIG_GENERIC_GPIO_LIB=y
|
CONFIG_GENERIC_GPIO_LIB=y
|
||||||
|
|||||||
@@ -101,6 +101,7 @@ CONFIG_VENDOR_DELL=y
|
|||||||
# CONFIG_VENDOR_PRODRIVE is not set
|
# CONFIG_VENDOR_PRODRIVE is not set
|
||||||
# CONFIG_VENDOR_PROTECTLI is not set
|
# CONFIG_VENDOR_PROTECTLI is not set
|
||||||
# CONFIG_VENDOR_PURISM is not set
|
# CONFIG_VENDOR_PURISM is not set
|
||||||
|
# CONFIG_VENDOR_QOTOM is not set
|
||||||
# CONFIG_VENDOR_RAPTOR_CS is not set
|
# CONFIG_VENDOR_RAPTOR_CS is not set
|
||||||
# CONFIG_VENDOR_RAZER is not set
|
# CONFIG_VENDOR_RAZER is not set
|
||||||
# CONFIG_VENDOR_RODA is not set
|
# CONFIG_VENDOR_RODA is not set
|
||||||
@@ -155,6 +156,7 @@ CONFIG_BOOT_DEVICE_SPI_FLASH_BUS=0
|
|||||||
# CONFIG_BOARD_DELL_E4300 is not set
|
# CONFIG_BOARD_DELL_E4300 is not set
|
||||||
# CONFIG_BOARD_DELL_E6400 is not set
|
# CONFIG_BOARD_DELL_E6400 is not set
|
||||||
# CONFIG_BOARD_DELL_LATITUDE_E7240 is not set
|
# CONFIG_BOARD_DELL_LATITUDE_E7240 is not set
|
||||||
|
# CONFIG_BOARD_DELL_OPTIPLEX_3040 is not set
|
||||||
# CONFIG_BOARD_DELL_OPTIPLEX_780_MT is not set
|
# CONFIG_BOARD_DELL_OPTIPLEX_780_MT is not set
|
||||||
# CONFIG_BOARD_DELL_OPTIPLEX_780_USFF is not set
|
# CONFIG_BOARD_DELL_OPTIPLEX_780_USFF is not set
|
||||||
# CONFIG_BOARD_DELL_OPTIPLEX_9020_SFF is not set
|
# CONFIG_BOARD_DELL_OPTIPLEX_9020_SFF is not set
|
||||||
@@ -204,7 +206,9 @@ CONFIG_D3COLD_SUPPORT=y
|
|||||||
# CONFIG_DRIVERS_UART_8250IO is not set
|
# CONFIG_DRIVERS_UART_8250IO is not set
|
||||||
CONFIG_PC_CMOS_BASE_PORT_BANK1=0x72
|
CONFIG_PC_CMOS_BASE_PORT_BANK1=0x72
|
||||||
CONFIG_HEAP_SIZE=0x100000
|
CONFIG_HEAP_SIZE=0x100000
|
||||||
|
# CONFIG_BOOTMEDIA_SMM_BWP is not set
|
||||||
# CONFIG_DRIVERS_EFI_FW_INFO is not set
|
# CONFIG_DRIVERS_EFI_FW_INFO is not set
|
||||||
|
# CONFIG_TCG_OPAL_S3_UNLOCK is not set
|
||||||
CONFIG_BOARD_ROMSIZE_KB_12288=y
|
CONFIG_BOARD_ROMSIZE_KB_12288=y
|
||||||
# CONFIG_COREBOOT_ROMSIZE_KB_256 is not set
|
# CONFIG_COREBOOT_ROMSIZE_KB_256 is not set
|
||||||
# CONFIG_COREBOOT_ROMSIZE_KB_512 is not set
|
# CONFIG_COREBOOT_ROMSIZE_KB_512 is not set
|
||||||
@@ -262,10 +266,6 @@ CONFIG_INTEL_GMA_BCLM_WIDTH=16
|
|||||||
CONFIG_BOOTBLOCK_IN_CBFS=y
|
CONFIG_BOOTBLOCK_IN_CBFS=y
|
||||||
CONFIG_DCACHE_RAM_MRC_VAR_SIZE=0x0
|
CONFIG_DCACHE_RAM_MRC_VAR_SIZE=0x0
|
||||||
CONFIG_HPET_MIN_TICKS=0x80
|
CONFIG_HPET_MIN_TICKS=0x80
|
||||||
CONFIG_FIXED_MCHBAR_MMIO_BASE=0xfed10000
|
|
||||||
CONFIG_FIXED_DMIBAR_MMIO_BASE=0xfed18000
|
|
||||||
CONFIG_FIXED_EPBAR_MMIO_BASE=0xfed19000
|
|
||||||
CONFIG_PCIEXP_COMMON_CLOCK=y
|
|
||||||
CONFIG_SOC_PHYSICAL_ADDRESS_WIDTH=0
|
CONFIG_SOC_PHYSICAL_ADDRESS_WIDTH=0
|
||||||
CONFIG_RAMSTAGE_CBFS_CACHE_SIZE=0x4000
|
CONFIG_RAMSTAGE_CBFS_CACHE_SIZE=0x4000
|
||||||
CONFIG_CBFS_CACHE_ALIGN=8
|
CONFIG_CBFS_CACHE_ALIGN=8
|
||||||
@@ -295,6 +295,7 @@ CONFIG_TSC_SYNC_MFENCE=y
|
|||||||
CONFIG_HAVE_SMI_HANDLER=y
|
CONFIG_HAVE_SMI_HANDLER=y
|
||||||
CONFIG_NEED_SMALL_2MB_PAGE_TABLES=y
|
CONFIG_NEED_SMALL_2MB_PAGE_TABLES=y
|
||||||
CONFIG_SMM_TSEG=y
|
CONFIG_SMM_TSEG=y
|
||||||
|
CONFIG_SMM_OPAL_S3_STATE_SMRAM_SIZE=0x0
|
||||||
CONFIG_SMM_PCI_RESOURCE_STORE_NUM_SLOTS=8
|
CONFIG_SMM_PCI_RESOURCE_STORE_NUM_SLOTS=8
|
||||||
CONFIG_AP_STACK_SIZE=0x800
|
CONFIG_AP_STACK_SIZE=0x800
|
||||||
CONFIG_SMP=y
|
CONFIG_SMP=y
|
||||||
@@ -310,6 +311,9 @@ CONFIG_CPU_MICROCODE_CBFS_DEFAULT_BINS=y
|
|||||||
#
|
#
|
||||||
# Northbridge
|
# Northbridge
|
||||||
#
|
#
|
||||||
|
CONFIG_FIXED_MCHBAR_MMIO_BASE=0xfed10000
|
||||||
|
CONFIG_FIXED_DMIBAR_MMIO_BASE=0xfed18000
|
||||||
|
CONFIG_FIXED_EPBAR_MMIO_BASE=0xfed19000
|
||||||
CONFIG_USE_NATIVE_RAMINIT=y
|
CONFIG_USE_NATIVE_RAMINIT=y
|
||||||
CONFIG_NORTHBRIDGE_INTEL_SANDYBRIDGE=y
|
CONFIG_NORTHBRIDGE_INTEL_SANDYBRIDGE=y
|
||||||
# CONFIG_NATIVE_RAMINIT_IGNORE_MAX_MEM_FUSES is not set
|
# CONFIG_NATIVE_RAMINIT_IGNORE_MAX_MEM_FUSES is not set
|
||||||
@@ -331,6 +335,7 @@ CONFIG_SOUTHBRIDGE_INTEL_C216=y
|
|||||||
# CONFIG_HIDE_MEI_ON_ERROR is not set
|
# CONFIG_HIDE_MEI_ON_ERROR is not set
|
||||||
CONFIG_PCIEXP_HOTPLUG=y
|
CONFIG_PCIEXP_HOTPLUG=y
|
||||||
CONFIG_INTEL_DESCRIPTOR_MODE_REQUIRED=y
|
CONFIG_INTEL_DESCRIPTOR_MODE_REQUIRED=y
|
||||||
|
CONFIG_PCIEXP_COMMON_CLOCK=y
|
||||||
CONFIG_SOUTHBRIDGE_INTEL_COMMON_RESET=y
|
CONFIG_SOUTHBRIDGE_INTEL_COMMON_RESET=y
|
||||||
CONFIG_SOUTHBRIDGE_INTEL_COMMON_RTC=y
|
CONFIG_SOUTHBRIDGE_INTEL_COMMON_RTC=y
|
||||||
CONFIG_SOUTHBRIDGE_INTEL_COMMON_PMCLIB=y
|
CONFIG_SOUTHBRIDGE_INTEL_COMMON_PMCLIB=y
|
||||||
@@ -385,6 +390,7 @@ CONFIG_ARCH_VERSTAGE_X86_32=y
|
|||||||
CONFIG_ARCH_ROMSTAGE_X86_32=y
|
CONFIG_ARCH_ROMSTAGE_X86_32=y
|
||||||
CONFIG_ARCH_POSTCAR_X86_32=y
|
CONFIG_ARCH_POSTCAR_X86_32=y
|
||||||
CONFIG_ARCH_RAMSTAGE_X86_32=y
|
CONFIG_ARCH_RAMSTAGE_X86_32=y
|
||||||
|
CONFIG_ARCH_SMM_X86_32=y
|
||||||
CONFIG_ARCH_ALL_STAGES_X86_32=y
|
CONFIG_ARCH_ALL_STAGES_X86_32=y
|
||||||
CONFIG_HAVE_X86_64_SUPPORT=y
|
CONFIG_HAVE_X86_64_SUPPORT=y
|
||||||
CONFIG_RESERVED_PHYSICAL_ADDRESS_BITS_SUPPORT=y
|
CONFIG_RESERVED_PHYSICAL_ADDRESS_BITS_SUPPORT=y
|
||||||
@@ -404,6 +410,7 @@ CONFIG_X86_BOOTBLOCK_EXTRA_PROGRAM_SZ=0
|
|||||||
CONFIG_DEFAULT_EBDA_LOWMEM=0x100000
|
CONFIG_DEFAULT_EBDA_LOWMEM=0x100000
|
||||||
CONFIG_DEFAULT_EBDA_SEGMENT=0xF600
|
CONFIG_DEFAULT_EBDA_SEGMENT=0xF600
|
||||||
CONFIG_DEFAULT_EBDA_SIZE=0x400
|
CONFIG_DEFAULT_EBDA_SIZE=0x400
|
||||||
|
CONFIG_IOAPIC=y
|
||||||
# end of Chipset
|
# end of Chipset
|
||||||
|
|
||||||
#
|
#
|
||||||
@@ -536,6 +543,11 @@ CONFIG_PCR_FW_VER=10
|
|||||||
CONFIG_PCR_RUNTIME_DATA=3
|
CONFIG_PCR_RUNTIME_DATA=3
|
||||||
# end of Trusted Platform Module
|
# end of Trusted Platform Module
|
||||||
|
|
||||||
|
#
|
||||||
|
# TCG storage
|
||||||
|
#
|
||||||
|
# end of TCG storage
|
||||||
|
|
||||||
#
|
#
|
||||||
# Memory initialization
|
# Memory initialization
|
||||||
#
|
#
|
||||||
@@ -547,7 +559,6 @@ CONFIG_SECURITY_CLEAR_DRAM_ON_REGULAR_BOOT=y
|
|||||||
CONFIG_BOOTMEDIA_LOCK_NONE=y
|
CONFIG_BOOTMEDIA_LOCK_NONE=y
|
||||||
# CONFIG_BOOTMEDIA_LOCK_CONTROLLER is not set
|
# CONFIG_BOOTMEDIA_LOCK_CONTROLLER is not set
|
||||||
# CONFIG_BOOTMEDIA_LOCK_CHIP is not set
|
# CONFIG_BOOTMEDIA_LOCK_CHIP is not set
|
||||||
# CONFIG_BOOTMEDIA_SMM_BWP is not set
|
|
||||||
# end of Security
|
# end of Security
|
||||||
|
|
||||||
CONFIG_ACPI_HAVE_PCAT_8259=y
|
CONFIG_ACPI_HAVE_PCAT_8259=y
|
||||||
@@ -598,7 +609,6 @@ CONFIG_HAVE_ACPI_RESUME=y
|
|||||||
CONFIG_RESUME_PATH_SAME_AS_BOOT=y
|
CONFIG_RESUME_PATH_SAME_AS_BOOT=y
|
||||||
CONFIG_HAVE_MONOTONIC_TIMER=y
|
CONFIG_HAVE_MONOTONIC_TIMER=y
|
||||||
CONFIG_HAVE_OPTION_TABLE=y
|
CONFIG_HAVE_OPTION_TABLE=y
|
||||||
CONFIG_IOAPIC=y
|
|
||||||
CONFIG_USE_WATCHDOG_ON_BOOT=y
|
CONFIG_USE_WATCHDOG_ON_BOOT=y
|
||||||
|
|
||||||
#
|
#
|
||||||
@@ -661,9 +671,11 @@ CONFIG_DECOMPRESS_OFAST=y
|
|||||||
# Boot Logo Configuration
|
# Boot Logo Configuration
|
||||||
#
|
#
|
||||||
# CONFIG_BMP_LOGO is not set
|
# CONFIG_BMP_LOGO is not set
|
||||||
|
CONFIG_PLATFORM_POST_RENDER_DELAY_SEC=5
|
||||||
|
# CONFIG_PLATFORM_HAS_SECONDARY_BOOT_INDICATOR_LOGO is not set
|
||||||
|
# CONFIG_FRAMEBUFFER_SPLASH_TEXT is not set
|
||||||
# end of Boot Logo Configuration
|
# end of Boot Logo Configuration
|
||||||
|
|
||||||
CONFIG_WARNINGS_ARE_ERRORS=y
|
|
||||||
CONFIG_MAX_REBOOT_CNT=3
|
CONFIG_MAX_REBOOT_CNT=3
|
||||||
CONFIG_RELOCATABLE_MODULES=y
|
CONFIG_RELOCATABLE_MODULES=y
|
||||||
CONFIG_GENERIC_GPIO_LIB=y
|
CONFIG_GENERIC_GPIO_LIB=y
|
||||||
|
|||||||
@@ -101,6 +101,7 @@ CONFIG_VENDOR_DELL=y
|
|||||||
# CONFIG_VENDOR_PRODRIVE is not set
|
# CONFIG_VENDOR_PRODRIVE is not set
|
||||||
# CONFIG_VENDOR_PROTECTLI is not set
|
# CONFIG_VENDOR_PROTECTLI is not set
|
||||||
# CONFIG_VENDOR_PURISM is not set
|
# CONFIG_VENDOR_PURISM is not set
|
||||||
|
# CONFIG_VENDOR_QOTOM is not set
|
||||||
# CONFIG_VENDOR_RAPTOR_CS is not set
|
# CONFIG_VENDOR_RAPTOR_CS is not set
|
||||||
# CONFIG_VENDOR_RAZER is not set
|
# CONFIG_VENDOR_RAZER is not set
|
||||||
# CONFIG_VENDOR_RODA is not set
|
# CONFIG_VENDOR_RODA is not set
|
||||||
@@ -156,6 +157,7 @@ CONFIG_BOOT_DEVICE_SPI_FLASH_BUS=0
|
|||||||
# CONFIG_BOARD_DELL_E4300 is not set
|
# CONFIG_BOARD_DELL_E4300 is not set
|
||||||
CONFIG_BOARD_DELL_E6400=y
|
CONFIG_BOARD_DELL_E6400=y
|
||||||
# CONFIG_BOARD_DELL_LATITUDE_E7240 is not set
|
# CONFIG_BOARD_DELL_LATITUDE_E7240 is not set
|
||||||
|
# CONFIG_BOARD_DELL_OPTIPLEX_3040 is not set
|
||||||
# CONFIG_BOARD_DELL_OPTIPLEX_780_MT is not set
|
# CONFIG_BOARD_DELL_OPTIPLEX_780_MT is not set
|
||||||
# CONFIG_BOARD_DELL_OPTIPLEX_780_USFF is not set
|
# CONFIG_BOARD_DELL_OPTIPLEX_780_USFF is not set
|
||||||
# CONFIG_BOARD_DELL_OPTIPLEX_9020_SFF is not set
|
# CONFIG_BOARD_DELL_OPTIPLEX_9020_SFF is not set
|
||||||
@@ -205,7 +207,9 @@ CONFIG_D3COLD_SUPPORT=y
|
|||||||
# CONFIG_DRIVERS_UART_8250IO is not set
|
# CONFIG_DRIVERS_UART_8250IO is not set
|
||||||
CONFIG_PC_CMOS_BASE_PORT_BANK1=0x72
|
CONFIG_PC_CMOS_BASE_PORT_BANK1=0x72
|
||||||
CONFIG_HEAP_SIZE=0x100000
|
CONFIG_HEAP_SIZE=0x100000
|
||||||
|
# CONFIG_BOOTMEDIA_SMM_BWP is not set
|
||||||
# CONFIG_DRIVERS_EFI_FW_INFO is not set
|
# CONFIG_DRIVERS_EFI_FW_INFO is not set
|
||||||
|
# CONFIG_TCG_OPAL_S3_UNLOCK is not set
|
||||||
CONFIG_BOARD_ROMSIZE_KB_4096=y
|
CONFIG_BOARD_ROMSIZE_KB_4096=y
|
||||||
# CONFIG_COREBOOT_ROMSIZE_KB_256 is not set
|
# CONFIG_COREBOOT_ROMSIZE_KB_256 is not set
|
||||||
# CONFIG_COREBOOT_ROMSIZE_KB_512 is not set
|
# CONFIG_COREBOOT_ROMSIZE_KB_512 is not set
|
||||||
@@ -260,10 +264,6 @@ CONFIG_INTEL_GMA_BCLM_OFFSET=0x61256
|
|||||||
CONFIG_INTEL_GMA_BCLM_WIDTH=16
|
CONFIG_INTEL_GMA_BCLM_WIDTH=16
|
||||||
CONFIG_BOOTBLOCK_IN_CBFS=y
|
CONFIG_BOOTBLOCK_IN_CBFS=y
|
||||||
CONFIG_HPET_MIN_TICKS=0x80
|
CONFIG_HPET_MIN_TICKS=0x80
|
||||||
CONFIG_FIXED_MCHBAR_MMIO_BASE=0xfed14000
|
|
||||||
CONFIG_FIXED_DMIBAR_MMIO_BASE=0xfed18000
|
|
||||||
CONFIG_FIXED_EPBAR_MMIO_BASE=0xfed19000
|
|
||||||
# CONFIG_PCIEXP_COMMON_CLOCK is not set
|
|
||||||
CONFIG_SOC_PHYSICAL_ADDRESS_WIDTH=0
|
CONFIG_SOC_PHYSICAL_ADDRESS_WIDTH=0
|
||||||
CONFIG_RAMSTAGE_CBFS_CACHE_SIZE=0x4000
|
CONFIG_RAMSTAGE_CBFS_CACHE_SIZE=0x4000
|
||||||
CONFIG_CBFS_CACHE_ALIGN=8
|
CONFIG_CBFS_CACHE_ALIGN=8
|
||||||
@@ -296,6 +296,7 @@ CONFIG_SETUP_XIP_CACHE=y
|
|||||||
CONFIG_HAVE_SMI_HANDLER=y
|
CONFIG_HAVE_SMI_HANDLER=y
|
||||||
CONFIG_NEED_SMALL_2MB_PAGE_TABLES=y
|
CONFIG_NEED_SMALL_2MB_PAGE_TABLES=y
|
||||||
CONFIG_SMM_TSEG=y
|
CONFIG_SMM_TSEG=y
|
||||||
|
CONFIG_SMM_OPAL_S3_STATE_SMRAM_SIZE=0x0
|
||||||
CONFIG_SMM_LAPIC_REMAP_MITIGATION=y
|
CONFIG_SMM_LAPIC_REMAP_MITIGATION=y
|
||||||
CONFIG_SMM_PCI_RESOURCE_STORE_NUM_SLOTS=8
|
CONFIG_SMM_PCI_RESOURCE_STORE_NUM_SLOTS=8
|
||||||
CONFIG_AP_STACK_SIZE=0x800
|
CONFIG_AP_STACK_SIZE=0x800
|
||||||
@@ -312,6 +313,9 @@ CONFIG_CPU_MICROCODE_CBFS_DEFAULT_BINS=y
|
|||||||
#
|
#
|
||||||
# Northbridge
|
# Northbridge
|
||||||
#
|
#
|
||||||
|
CONFIG_FIXED_MCHBAR_MMIO_BASE=0xfed14000
|
||||||
|
CONFIG_FIXED_DMIBAR_MMIO_BASE=0xfed18000
|
||||||
|
CONFIG_FIXED_EPBAR_MMIO_BASE=0xfed19000
|
||||||
CONFIG_NORTHBRIDGE_INTEL_GM45=y
|
CONFIG_NORTHBRIDGE_INTEL_GM45=y
|
||||||
|
|
||||||
#
|
#
|
||||||
@@ -319,6 +323,7 @@ CONFIG_NORTHBRIDGE_INTEL_GM45=y
|
|||||||
#
|
#
|
||||||
CONFIG_PCIEXP_HOTPLUG=y
|
CONFIG_PCIEXP_HOTPLUG=y
|
||||||
CONFIG_SOUTHBRIDGE_INTEL_I82801IX=y
|
CONFIG_SOUTHBRIDGE_INTEL_I82801IX=y
|
||||||
|
# CONFIG_PCIEXP_COMMON_CLOCK is not set
|
||||||
CONFIG_SOUTHBRIDGE_INTEL_COMMON_RESET=y
|
CONFIG_SOUTHBRIDGE_INTEL_COMMON_RESET=y
|
||||||
CONFIG_SOUTHBRIDGE_INTEL_COMMON_RTC=y
|
CONFIG_SOUTHBRIDGE_INTEL_COMMON_RTC=y
|
||||||
CONFIG_SOUTHBRIDGE_INTEL_COMMON_PMCLIB=y
|
CONFIG_SOUTHBRIDGE_INTEL_COMMON_PMCLIB=y
|
||||||
@@ -365,6 +370,7 @@ CONFIG_ARCH_VERSTAGE_X86_32=y
|
|||||||
CONFIG_ARCH_ROMSTAGE_X86_32=y
|
CONFIG_ARCH_ROMSTAGE_X86_32=y
|
||||||
CONFIG_ARCH_POSTCAR_X86_32=y
|
CONFIG_ARCH_POSTCAR_X86_32=y
|
||||||
CONFIG_ARCH_RAMSTAGE_X86_32=y
|
CONFIG_ARCH_RAMSTAGE_X86_32=y
|
||||||
|
CONFIG_ARCH_SMM_X86_32=y
|
||||||
CONFIG_ARCH_ALL_STAGES_X86_32=y
|
CONFIG_ARCH_ALL_STAGES_X86_32=y
|
||||||
CONFIG_HAVE_X86_64_SUPPORT=y
|
CONFIG_HAVE_X86_64_SUPPORT=y
|
||||||
CONFIG_RESERVED_PHYSICAL_ADDRESS_BITS_SUPPORT=y
|
CONFIG_RESERVED_PHYSICAL_ADDRESS_BITS_SUPPORT=y
|
||||||
@@ -385,6 +391,7 @@ CONFIG_X86_BOOTBLOCK_EXTRA_PROGRAM_SZ=0
|
|||||||
CONFIG_DEFAULT_EBDA_LOWMEM=0x100000
|
CONFIG_DEFAULT_EBDA_LOWMEM=0x100000
|
||||||
CONFIG_DEFAULT_EBDA_SEGMENT=0xF600
|
CONFIG_DEFAULT_EBDA_SEGMENT=0xF600
|
||||||
CONFIG_DEFAULT_EBDA_SIZE=0x400
|
CONFIG_DEFAULT_EBDA_SIZE=0x400
|
||||||
|
CONFIG_IOAPIC=y
|
||||||
# end of Chipset
|
# end of Chipset
|
||||||
|
|
||||||
#
|
#
|
||||||
@@ -522,6 +529,11 @@ CONFIG_PCR_FW_VER=10
|
|||||||
CONFIG_PCR_RUNTIME_DATA=3
|
CONFIG_PCR_RUNTIME_DATA=3
|
||||||
# end of Trusted Platform Module
|
# end of Trusted Platform Module
|
||||||
|
|
||||||
|
#
|
||||||
|
# TCG storage
|
||||||
|
#
|
||||||
|
# end of TCG storage
|
||||||
|
|
||||||
#
|
#
|
||||||
# Memory initialization
|
# Memory initialization
|
||||||
#
|
#
|
||||||
@@ -533,7 +545,6 @@ CONFIG_SECURITY_CLEAR_DRAM_ON_REGULAR_BOOT=y
|
|||||||
CONFIG_BOOTMEDIA_LOCK_NONE=y
|
CONFIG_BOOTMEDIA_LOCK_NONE=y
|
||||||
# CONFIG_BOOTMEDIA_LOCK_CONTROLLER is not set
|
# CONFIG_BOOTMEDIA_LOCK_CONTROLLER is not set
|
||||||
# CONFIG_BOOTMEDIA_LOCK_CHIP is not set
|
# CONFIG_BOOTMEDIA_LOCK_CHIP is not set
|
||||||
# CONFIG_BOOTMEDIA_SMM_BWP is not set
|
|
||||||
# end of Security
|
# end of Security
|
||||||
|
|
||||||
CONFIG_ACPI_HAVE_PCAT_8259=y
|
CONFIG_ACPI_HAVE_PCAT_8259=y
|
||||||
@@ -583,7 +594,6 @@ CONFIG_HAVE_ACPI_RESUME=y
|
|||||||
CONFIG_RESUME_PATH_SAME_AS_BOOT=y
|
CONFIG_RESUME_PATH_SAME_AS_BOOT=y
|
||||||
CONFIG_HAVE_MONOTONIC_TIMER=y
|
CONFIG_HAVE_MONOTONIC_TIMER=y
|
||||||
CONFIG_HAVE_OPTION_TABLE=y
|
CONFIG_HAVE_OPTION_TABLE=y
|
||||||
CONFIG_IOAPIC=y
|
|
||||||
CONFIG_USE_WATCHDOG_ON_BOOT=y
|
CONFIG_USE_WATCHDOG_ON_BOOT=y
|
||||||
|
|
||||||
#
|
#
|
||||||
@@ -645,9 +655,11 @@ CONFIG_DECOMPRESS_OFAST=y
|
|||||||
# Boot Logo Configuration
|
# Boot Logo Configuration
|
||||||
#
|
#
|
||||||
# CONFIG_BMP_LOGO is not set
|
# CONFIG_BMP_LOGO is not set
|
||||||
|
CONFIG_PLATFORM_POST_RENDER_DELAY_SEC=5
|
||||||
|
# CONFIG_PLATFORM_HAS_SECONDARY_BOOT_INDICATOR_LOGO is not set
|
||||||
|
# CONFIG_FRAMEBUFFER_SPLASH_TEXT is not set
|
||||||
# end of Boot Logo Configuration
|
# end of Boot Logo Configuration
|
||||||
|
|
||||||
CONFIG_WARNINGS_ARE_ERRORS=y
|
|
||||||
CONFIG_MAX_REBOOT_CNT=3
|
CONFIG_MAX_REBOOT_CNT=3
|
||||||
CONFIG_RELOCATABLE_MODULES=y
|
CONFIG_RELOCATABLE_MODULES=y
|
||||||
CONFIG_GENERIC_GPIO_LIB=y
|
CONFIG_GENERIC_GPIO_LIB=y
|
||||||
|
|||||||
@@ -101,6 +101,7 @@ CONFIG_VENDOR_DELL=y
|
|||||||
# CONFIG_VENDOR_PRODRIVE is not set
|
# CONFIG_VENDOR_PRODRIVE is not set
|
||||||
# CONFIG_VENDOR_PROTECTLI is not set
|
# CONFIG_VENDOR_PROTECTLI is not set
|
||||||
# CONFIG_VENDOR_PURISM is not set
|
# CONFIG_VENDOR_PURISM is not set
|
||||||
|
# CONFIG_VENDOR_QOTOM is not set
|
||||||
# CONFIG_VENDOR_RAPTOR_CS is not set
|
# CONFIG_VENDOR_RAPTOR_CS is not set
|
||||||
# CONFIG_VENDOR_RAZER is not set
|
# CONFIG_VENDOR_RAZER is not set
|
||||||
# CONFIG_VENDOR_RODA is not set
|
# CONFIG_VENDOR_RODA is not set
|
||||||
@@ -154,6 +155,7 @@ CONFIG_BOOT_DEVICE_SPI_FLASH_BUS=0
|
|||||||
# CONFIG_BOARD_DELL_E4300 is not set
|
# CONFIG_BOARD_DELL_E4300 is not set
|
||||||
CONFIG_BOARD_DELL_E6400=y
|
CONFIG_BOARD_DELL_E6400=y
|
||||||
# CONFIG_BOARD_DELL_LATITUDE_E7240 is not set
|
# CONFIG_BOARD_DELL_LATITUDE_E7240 is not set
|
||||||
|
# CONFIG_BOARD_DELL_OPTIPLEX_3040 is not set
|
||||||
# CONFIG_BOARD_DELL_OPTIPLEX_780_MT is not set
|
# CONFIG_BOARD_DELL_OPTIPLEX_780_MT is not set
|
||||||
# CONFIG_BOARD_DELL_OPTIPLEX_780_USFF is not set
|
# CONFIG_BOARD_DELL_OPTIPLEX_780_USFF is not set
|
||||||
# CONFIG_BOARD_DELL_OPTIPLEX_9020_SFF is not set
|
# CONFIG_BOARD_DELL_OPTIPLEX_9020_SFF is not set
|
||||||
@@ -203,7 +205,9 @@ CONFIG_D3COLD_SUPPORT=y
|
|||||||
# CONFIG_DRIVERS_UART_8250IO is not set
|
# CONFIG_DRIVERS_UART_8250IO is not set
|
||||||
CONFIG_PC_CMOS_BASE_PORT_BANK1=0x72
|
CONFIG_PC_CMOS_BASE_PORT_BANK1=0x72
|
||||||
CONFIG_HEAP_SIZE=0x100000
|
CONFIG_HEAP_SIZE=0x100000
|
||||||
|
# CONFIG_BOOTMEDIA_SMM_BWP is not set
|
||||||
# CONFIG_DRIVERS_EFI_FW_INFO is not set
|
# CONFIG_DRIVERS_EFI_FW_INFO is not set
|
||||||
|
# CONFIG_TCG_OPAL_S3_UNLOCK is not set
|
||||||
CONFIG_BOARD_ROMSIZE_KB_4096=y
|
CONFIG_BOARD_ROMSIZE_KB_4096=y
|
||||||
# CONFIG_COREBOOT_ROMSIZE_KB_256 is not set
|
# CONFIG_COREBOOT_ROMSIZE_KB_256 is not set
|
||||||
# CONFIG_COREBOOT_ROMSIZE_KB_512 is not set
|
# CONFIG_COREBOOT_ROMSIZE_KB_512 is not set
|
||||||
@@ -258,10 +262,6 @@ CONFIG_INTEL_GMA_BCLM_OFFSET=0x61256
|
|||||||
CONFIG_INTEL_GMA_BCLM_WIDTH=16
|
CONFIG_INTEL_GMA_BCLM_WIDTH=16
|
||||||
CONFIG_BOOTBLOCK_IN_CBFS=y
|
CONFIG_BOOTBLOCK_IN_CBFS=y
|
||||||
CONFIG_HPET_MIN_TICKS=0x80
|
CONFIG_HPET_MIN_TICKS=0x80
|
||||||
CONFIG_FIXED_MCHBAR_MMIO_BASE=0xfed14000
|
|
||||||
CONFIG_FIXED_DMIBAR_MMIO_BASE=0xfed18000
|
|
||||||
CONFIG_FIXED_EPBAR_MMIO_BASE=0xfed19000
|
|
||||||
# CONFIG_PCIEXP_COMMON_CLOCK is not set
|
|
||||||
CONFIG_SOC_PHYSICAL_ADDRESS_WIDTH=0
|
CONFIG_SOC_PHYSICAL_ADDRESS_WIDTH=0
|
||||||
CONFIG_RAMSTAGE_CBFS_CACHE_SIZE=0x4000
|
CONFIG_RAMSTAGE_CBFS_CACHE_SIZE=0x4000
|
||||||
CONFIG_CBFS_CACHE_ALIGN=8
|
CONFIG_CBFS_CACHE_ALIGN=8
|
||||||
@@ -294,6 +294,7 @@ CONFIG_SETUP_XIP_CACHE=y
|
|||||||
CONFIG_HAVE_SMI_HANDLER=y
|
CONFIG_HAVE_SMI_HANDLER=y
|
||||||
CONFIG_NEED_SMALL_2MB_PAGE_TABLES=y
|
CONFIG_NEED_SMALL_2MB_PAGE_TABLES=y
|
||||||
CONFIG_SMM_TSEG=y
|
CONFIG_SMM_TSEG=y
|
||||||
|
CONFIG_SMM_OPAL_S3_STATE_SMRAM_SIZE=0x0
|
||||||
CONFIG_SMM_LAPIC_REMAP_MITIGATION=y
|
CONFIG_SMM_LAPIC_REMAP_MITIGATION=y
|
||||||
CONFIG_SMM_PCI_RESOURCE_STORE_NUM_SLOTS=8
|
CONFIG_SMM_PCI_RESOURCE_STORE_NUM_SLOTS=8
|
||||||
CONFIG_AP_STACK_SIZE=0x800
|
CONFIG_AP_STACK_SIZE=0x800
|
||||||
@@ -310,6 +311,9 @@ CONFIG_CPU_MICROCODE_CBFS_DEFAULT_BINS=y
|
|||||||
#
|
#
|
||||||
# Northbridge
|
# Northbridge
|
||||||
#
|
#
|
||||||
|
CONFIG_FIXED_MCHBAR_MMIO_BASE=0xfed14000
|
||||||
|
CONFIG_FIXED_DMIBAR_MMIO_BASE=0xfed18000
|
||||||
|
CONFIG_FIXED_EPBAR_MMIO_BASE=0xfed19000
|
||||||
CONFIG_NORTHBRIDGE_INTEL_GM45=y
|
CONFIG_NORTHBRIDGE_INTEL_GM45=y
|
||||||
|
|
||||||
#
|
#
|
||||||
@@ -317,6 +321,7 @@ CONFIG_NORTHBRIDGE_INTEL_GM45=y
|
|||||||
#
|
#
|
||||||
CONFIG_PCIEXP_HOTPLUG=y
|
CONFIG_PCIEXP_HOTPLUG=y
|
||||||
CONFIG_SOUTHBRIDGE_INTEL_I82801IX=y
|
CONFIG_SOUTHBRIDGE_INTEL_I82801IX=y
|
||||||
|
# CONFIG_PCIEXP_COMMON_CLOCK is not set
|
||||||
CONFIG_SOUTHBRIDGE_INTEL_COMMON_RESET=y
|
CONFIG_SOUTHBRIDGE_INTEL_COMMON_RESET=y
|
||||||
CONFIG_SOUTHBRIDGE_INTEL_COMMON_RTC=y
|
CONFIG_SOUTHBRIDGE_INTEL_COMMON_RTC=y
|
||||||
CONFIG_SOUTHBRIDGE_INTEL_COMMON_PMCLIB=y
|
CONFIG_SOUTHBRIDGE_INTEL_COMMON_PMCLIB=y
|
||||||
@@ -363,6 +368,7 @@ CONFIG_ARCH_VERSTAGE_X86_32=y
|
|||||||
CONFIG_ARCH_ROMSTAGE_X86_32=y
|
CONFIG_ARCH_ROMSTAGE_X86_32=y
|
||||||
CONFIG_ARCH_POSTCAR_X86_32=y
|
CONFIG_ARCH_POSTCAR_X86_32=y
|
||||||
CONFIG_ARCH_RAMSTAGE_X86_32=y
|
CONFIG_ARCH_RAMSTAGE_X86_32=y
|
||||||
|
CONFIG_ARCH_SMM_X86_32=y
|
||||||
CONFIG_ARCH_ALL_STAGES_X86_32=y
|
CONFIG_ARCH_ALL_STAGES_X86_32=y
|
||||||
CONFIG_HAVE_X86_64_SUPPORT=y
|
CONFIG_HAVE_X86_64_SUPPORT=y
|
||||||
CONFIG_RESERVED_PHYSICAL_ADDRESS_BITS_SUPPORT=y
|
CONFIG_RESERVED_PHYSICAL_ADDRESS_BITS_SUPPORT=y
|
||||||
@@ -383,6 +389,7 @@ CONFIG_X86_BOOTBLOCK_EXTRA_PROGRAM_SZ=0
|
|||||||
CONFIG_DEFAULT_EBDA_LOWMEM=0x100000
|
CONFIG_DEFAULT_EBDA_LOWMEM=0x100000
|
||||||
CONFIG_DEFAULT_EBDA_SEGMENT=0xF600
|
CONFIG_DEFAULT_EBDA_SEGMENT=0xF600
|
||||||
CONFIG_DEFAULT_EBDA_SIZE=0x400
|
CONFIG_DEFAULT_EBDA_SIZE=0x400
|
||||||
|
CONFIG_IOAPIC=y
|
||||||
# end of Chipset
|
# end of Chipset
|
||||||
|
|
||||||
#
|
#
|
||||||
@@ -518,6 +525,11 @@ CONFIG_PCR_FW_VER=10
|
|||||||
CONFIG_PCR_RUNTIME_DATA=3
|
CONFIG_PCR_RUNTIME_DATA=3
|
||||||
# end of Trusted Platform Module
|
# end of Trusted Platform Module
|
||||||
|
|
||||||
|
#
|
||||||
|
# TCG storage
|
||||||
|
#
|
||||||
|
# end of TCG storage
|
||||||
|
|
||||||
#
|
#
|
||||||
# Memory initialization
|
# Memory initialization
|
||||||
#
|
#
|
||||||
@@ -529,7 +541,6 @@ CONFIG_SECURITY_CLEAR_DRAM_ON_REGULAR_BOOT=y
|
|||||||
CONFIG_BOOTMEDIA_LOCK_NONE=y
|
CONFIG_BOOTMEDIA_LOCK_NONE=y
|
||||||
# CONFIG_BOOTMEDIA_LOCK_CONTROLLER is not set
|
# CONFIG_BOOTMEDIA_LOCK_CONTROLLER is not set
|
||||||
# CONFIG_BOOTMEDIA_LOCK_CHIP is not set
|
# CONFIG_BOOTMEDIA_LOCK_CHIP is not set
|
||||||
# CONFIG_BOOTMEDIA_SMM_BWP is not set
|
|
||||||
# end of Security
|
# end of Security
|
||||||
|
|
||||||
CONFIG_ACPI_HAVE_PCAT_8259=y
|
CONFIG_ACPI_HAVE_PCAT_8259=y
|
||||||
@@ -579,7 +590,6 @@ CONFIG_HAVE_ACPI_RESUME=y
|
|||||||
CONFIG_RESUME_PATH_SAME_AS_BOOT=y
|
CONFIG_RESUME_PATH_SAME_AS_BOOT=y
|
||||||
CONFIG_HAVE_MONOTONIC_TIMER=y
|
CONFIG_HAVE_MONOTONIC_TIMER=y
|
||||||
CONFIG_HAVE_OPTION_TABLE=y
|
CONFIG_HAVE_OPTION_TABLE=y
|
||||||
CONFIG_IOAPIC=y
|
|
||||||
CONFIG_USE_WATCHDOG_ON_BOOT=y
|
CONFIG_USE_WATCHDOG_ON_BOOT=y
|
||||||
|
|
||||||
#
|
#
|
||||||
@@ -641,9 +651,11 @@ CONFIG_DECOMPRESS_OFAST=y
|
|||||||
# Boot Logo Configuration
|
# Boot Logo Configuration
|
||||||
#
|
#
|
||||||
# CONFIG_BMP_LOGO is not set
|
# CONFIG_BMP_LOGO is not set
|
||||||
|
CONFIG_PLATFORM_POST_RENDER_DELAY_SEC=5
|
||||||
|
# CONFIG_PLATFORM_HAS_SECONDARY_BOOT_INDICATOR_LOGO is not set
|
||||||
|
# CONFIG_FRAMEBUFFER_SPLASH_TEXT is not set
|
||||||
# end of Boot Logo Configuration
|
# end of Boot Logo Configuration
|
||||||
|
|
||||||
CONFIG_WARNINGS_ARE_ERRORS=y
|
|
||||||
CONFIG_MAX_REBOOT_CNT=3
|
CONFIG_MAX_REBOOT_CNT=3
|
||||||
CONFIG_RELOCATABLE_MODULES=y
|
CONFIG_RELOCATABLE_MODULES=y
|
||||||
CONFIG_GENERIC_GPIO_LIB=y
|
CONFIG_GENERIC_GPIO_LIB=y
|
||||||
|
|||||||
@@ -101,6 +101,7 @@ CONFIG_VENDOR_DELL=y
|
|||||||
# CONFIG_VENDOR_PRODRIVE is not set
|
# CONFIG_VENDOR_PRODRIVE is not set
|
||||||
# CONFIG_VENDOR_PROTECTLI is not set
|
# CONFIG_VENDOR_PROTECTLI is not set
|
||||||
# CONFIG_VENDOR_PURISM is not set
|
# CONFIG_VENDOR_PURISM is not set
|
||||||
|
# CONFIG_VENDOR_QOTOM is not set
|
||||||
# CONFIG_VENDOR_RAPTOR_CS is not set
|
# CONFIG_VENDOR_RAPTOR_CS is not set
|
||||||
# CONFIG_VENDOR_RAZER is not set
|
# CONFIG_VENDOR_RAZER is not set
|
||||||
# CONFIG_VENDOR_RODA is not set
|
# CONFIG_VENDOR_RODA is not set
|
||||||
@@ -153,6 +154,7 @@ CONFIG_BOOT_DEVICE_SPI_FLASH_BUS=0
|
|||||||
# CONFIG_BOARD_DELL_E4300 is not set
|
# CONFIG_BOARD_DELL_E4300 is not set
|
||||||
CONFIG_BOARD_DELL_E6400=y
|
CONFIG_BOARD_DELL_E6400=y
|
||||||
# CONFIG_BOARD_DELL_LATITUDE_E7240 is not set
|
# CONFIG_BOARD_DELL_LATITUDE_E7240 is not set
|
||||||
|
# CONFIG_BOARD_DELL_OPTIPLEX_3040 is not set
|
||||||
# CONFIG_BOARD_DELL_OPTIPLEX_780_MT is not set
|
# CONFIG_BOARD_DELL_OPTIPLEX_780_MT is not set
|
||||||
# CONFIG_BOARD_DELL_OPTIPLEX_780_USFF is not set
|
# CONFIG_BOARD_DELL_OPTIPLEX_780_USFF is not set
|
||||||
# CONFIG_BOARD_DELL_OPTIPLEX_9020_SFF is not set
|
# CONFIG_BOARD_DELL_OPTIPLEX_9020_SFF is not set
|
||||||
@@ -201,7 +203,9 @@ CONFIG_D3COLD_SUPPORT=y
|
|||||||
# CONFIG_DRIVERS_UART_8250IO is not set
|
# CONFIG_DRIVERS_UART_8250IO is not set
|
||||||
CONFIG_PC_CMOS_BASE_PORT_BANK1=0x72
|
CONFIG_PC_CMOS_BASE_PORT_BANK1=0x72
|
||||||
CONFIG_HEAP_SIZE=0x100000
|
CONFIG_HEAP_SIZE=0x100000
|
||||||
|
# CONFIG_BOOTMEDIA_SMM_BWP is not set
|
||||||
# CONFIG_DRIVERS_EFI_FW_INFO is not set
|
# CONFIG_DRIVERS_EFI_FW_INFO is not set
|
||||||
|
# CONFIG_TCG_OPAL_S3_UNLOCK is not set
|
||||||
CONFIG_BOARD_ROMSIZE_KB_4096=y
|
CONFIG_BOARD_ROMSIZE_KB_4096=y
|
||||||
# CONFIG_COREBOOT_ROMSIZE_KB_256 is not set
|
# CONFIG_COREBOOT_ROMSIZE_KB_256 is not set
|
||||||
# CONFIG_COREBOOT_ROMSIZE_KB_512 is not set
|
# CONFIG_COREBOOT_ROMSIZE_KB_512 is not set
|
||||||
@@ -256,10 +260,6 @@ CONFIG_INTEL_GMA_BCLM_OFFSET=0x61256
|
|||||||
CONFIG_INTEL_GMA_BCLM_WIDTH=16
|
CONFIG_INTEL_GMA_BCLM_WIDTH=16
|
||||||
CONFIG_BOOTBLOCK_IN_CBFS=y
|
CONFIG_BOOTBLOCK_IN_CBFS=y
|
||||||
CONFIG_HPET_MIN_TICKS=0x80
|
CONFIG_HPET_MIN_TICKS=0x80
|
||||||
CONFIG_FIXED_MCHBAR_MMIO_BASE=0xfed14000
|
|
||||||
CONFIG_FIXED_DMIBAR_MMIO_BASE=0xfed18000
|
|
||||||
CONFIG_FIXED_EPBAR_MMIO_BASE=0xfed19000
|
|
||||||
# CONFIG_PCIEXP_COMMON_CLOCK is not set
|
|
||||||
CONFIG_SOC_PHYSICAL_ADDRESS_WIDTH=0
|
CONFIG_SOC_PHYSICAL_ADDRESS_WIDTH=0
|
||||||
CONFIG_RAMSTAGE_CBFS_CACHE_SIZE=0x4000
|
CONFIG_RAMSTAGE_CBFS_CACHE_SIZE=0x4000
|
||||||
CONFIG_CBFS_CACHE_ALIGN=8
|
CONFIG_CBFS_CACHE_ALIGN=8
|
||||||
@@ -292,6 +292,7 @@ CONFIG_SETUP_XIP_CACHE=y
|
|||||||
CONFIG_HAVE_SMI_HANDLER=y
|
CONFIG_HAVE_SMI_HANDLER=y
|
||||||
CONFIG_NEED_SMALL_2MB_PAGE_TABLES=y
|
CONFIG_NEED_SMALL_2MB_PAGE_TABLES=y
|
||||||
CONFIG_SMM_TSEG=y
|
CONFIG_SMM_TSEG=y
|
||||||
|
CONFIG_SMM_OPAL_S3_STATE_SMRAM_SIZE=0x0
|
||||||
CONFIG_SMM_LAPIC_REMAP_MITIGATION=y
|
CONFIG_SMM_LAPIC_REMAP_MITIGATION=y
|
||||||
CONFIG_SMM_PCI_RESOURCE_STORE_NUM_SLOTS=8
|
CONFIG_SMM_PCI_RESOURCE_STORE_NUM_SLOTS=8
|
||||||
CONFIG_AP_STACK_SIZE=0x800
|
CONFIG_AP_STACK_SIZE=0x800
|
||||||
@@ -308,6 +309,9 @@ CONFIG_CPU_MICROCODE_CBFS_DEFAULT_BINS=y
|
|||||||
#
|
#
|
||||||
# Northbridge
|
# Northbridge
|
||||||
#
|
#
|
||||||
|
CONFIG_FIXED_MCHBAR_MMIO_BASE=0xfed14000
|
||||||
|
CONFIG_FIXED_DMIBAR_MMIO_BASE=0xfed18000
|
||||||
|
CONFIG_FIXED_EPBAR_MMIO_BASE=0xfed19000
|
||||||
CONFIG_NORTHBRIDGE_INTEL_GM45=y
|
CONFIG_NORTHBRIDGE_INTEL_GM45=y
|
||||||
|
|
||||||
#
|
#
|
||||||
@@ -315,6 +319,7 @@ CONFIG_NORTHBRIDGE_INTEL_GM45=y
|
|||||||
#
|
#
|
||||||
CONFIG_PCIEXP_HOTPLUG=y
|
CONFIG_PCIEXP_HOTPLUG=y
|
||||||
CONFIG_SOUTHBRIDGE_INTEL_I82801IX=y
|
CONFIG_SOUTHBRIDGE_INTEL_I82801IX=y
|
||||||
|
# CONFIG_PCIEXP_COMMON_CLOCK is not set
|
||||||
CONFIG_SOUTHBRIDGE_INTEL_COMMON_RESET=y
|
CONFIG_SOUTHBRIDGE_INTEL_COMMON_RESET=y
|
||||||
CONFIG_SOUTHBRIDGE_INTEL_COMMON_RTC=y
|
CONFIG_SOUTHBRIDGE_INTEL_COMMON_RTC=y
|
||||||
CONFIG_SOUTHBRIDGE_INTEL_COMMON_PMCLIB=y
|
CONFIG_SOUTHBRIDGE_INTEL_COMMON_PMCLIB=y
|
||||||
@@ -361,6 +366,7 @@ CONFIG_ARCH_VERSTAGE_X86_32=y
|
|||||||
CONFIG_ARCH_ROMSTAGE_X86_32=y
|
CONFIG_ARCH_ROMSTAGE_X86_32=y
|
||||||
CONFIG_ARCH_POSTCAR_X86_32=y
|
CONFIG_ARCH_POSTCAR_X86_32=y
|
||||||
CONFIG_ARCH_RAMSTAGE_X86_32=y
|
CONFIG_ARCH_RAMSTAGE_X86_32=y
|
||||||
|
CONFIG_ARCH_SMM_X86_32=y
|
||||||
CONFIG_ARCH_ALL_STAGES_X86_32=y
|
CONFIG_ARCH_ALL_STAGES_X86_32=y
|
||||||
CONFIG_HAVE_X86_64_SUPPORT=y
|
CONFIG_HAVE_X86_64_SUPPORT=y
|
||||||
CONFIG_RESERVED_PHYSICAL_ADDRESS_BITS_SUPPORT=y
|
CONFIG_RESERVED_PHYSICAL_ADDRESS_BITS_SUPPORT=y
|
||||||
@@ -381,6 +387,7 @@ CONFIG_X86_BOOTBLOCK_EXTRA_PROGRAM_SZ=0
|
|||||||
CONFIG_DEFAULT_EBDA_LOWMEM=0x100000
|
CONFIG_DEFAULT_EBDA_LOWMEM=0x100000
|
||||||
CONFIG_DEFAULT_EBDA_SEGMENT=0xF600
|
CONFIG_DEFAULT_EBDA_SEGMENT=0xF600
|
||||||
CONFIG_DEFAULT_EBDA_SIZE=0x400
|
CONFIG_DEFAULT_EBDA_SIZE=0x400
|
||||||
|
CONFIG_IOAPIC=y
|
||||||
# end of Chipset
|
# end of Chipset
|
||||||
|
|
||||||
#
|
#
|
||||||
@@ -495,6 +502,11 @@ CONFIG_PCR_FW_VER=10
|
|||||||
CONFIG_PCR_RUNTIME_DATA=3
|
CONFIG_PCR_RUNTIME_DATA=3
|
||||||
# end of Trusted Platform Module
|
# end of Trusted Platform Module
|
||||||
|
|
||||||
|
#
|
||||||
|
# TCG storage
|
||||||
|
#
|
||||||
|
# end of TCG storage
|
||||||
|
|
||||||
#
|
#
|
||||||
# Memory initialization
|
# Memory initialization
|
||||||
#
|
#
|
||||||
@@ -506,7 +518,6 @@ CONFIG_SECURITY_CLEAR_DRAM_ON_REGULAR_BOOT=y
|
|||||||
CONFIG_BOOTMEDIA_LOCK_NONE=y
|
CONFIG_BOOTMEDIA_LOCK_NONE=y
|
||||||
# CONFIG_BOOTMEDIA_LOCK_CONTROLLER is not set
|
# CONFIG_BOOTMEDIA_LOCK_CONTROLLER is not set
|
||||||
# CONFIG_BOOTMEDIA_LOCK_CHIP is not set
|
# CONFIG_BOOTMEDIA_LOCK_CHIP is not set
|
||||||
# CONFIG_BOOTMEDIA_SMM_BWP is not set
|
|
||||||
# end of Security
|
# end of Security
|
||||||
|
|
||||||
CONFIG_ACPI_HAVE_PCAT_8259=y
|
CONFIG_ACPI_HAVE_PCAT_8259=y
|
||||||
@@ -556,7 +567,6 @@ CONFIG_HAVE_ACPI_RESUME=y
|
|||||||
CONFIG_RESUME_PATH_SAME_AS_BOOT=y
|
CONFIG_RESUME_PATH_SAME_AS_BOOT=y
|
||||||
CONFIG_HAVE_MONOTONIC_TIMER=y
|
CONFIG_HAVE_MONOTONIC_TIMER=y
|
||||||
CONFIG_HAVE_OPTION_TABLE=y
|
CONFIG_HAVE_OPTION_TABLE=y
|
||||||
CONFIG_IOAPIC=y
|
|
||||||
CONFIG_USE_WATCHDOG_ON_BOOT=y
|
CONFIG_USE_WATCHDOG_ON_BOOT=y
|
||||||
|
|
||||||
#
|
#
|
||||||
@@ -613,9 +623,11 @@ CONFIG_DECOMPRESS_OFAST=y
|
|||||||
# Boot Logo Configuration
|
# Boot Logo Configuration
|
||||||
#
|
#
|
||||||
# CONFIG_BMP_LOGO is not set
|
# CONFIG_BMP_LOGO is not set
|
||||||
|
CONFIG_PLATFORM_POST_RENDER_DELAY_SEC=5
|
||||||
|
# CONFIG_PLATFORM_HAS_SECONDARY_BOOT_INDICATOR_LOGO is not set
|
||||||
|
# CONFIG_FRAMEBUFFER_SPLASH_TEXT is not set
|
||||||
# end of Boot Logo Configuration
|
# end of Boot Logo Configuration
|
||||||
|
|
||||||
CONFIG_WARNINGS_ARE_ERRORS=y
|
|
||||||
CONFIG_MAX_REBOOT_CNT=3
|
CONFIG_MAX_REBOOT_CNT=3
|
||||||
CONFIG_RELOCATABLE_MODULES=y
|
CONFIG_RELOCATABLE_MODULES=y
|
||||||
CONFIG_GENERIC_GPIO_LIB=y
|
CONFIG_GENERIC_GPIO_LIB=y
|
||||||
|
|||||||
@@ -101,6 +101,7 @@ CONFIG_VENDOR_DELL=y
|
|||||||
# CONFIG_VENDOR_PRODRIVE is not set
|
# CONFIG_VENDOR_PRODRIVE is not set
|
||||||
# CONFIG_VENDOR_PROTECTLI is not set
|
# CONFIG_VENDOR_PROTECTLI is not set
|
||||||
# CONFIG_VENDOR_PURISM is not set
|
# CONFIG_VENDOR_PURISM is not set
|
||||||
|
# CONFIG_VENDOR_QOTOM is not set
|
||||||
# CONFIG_VENDOR_RAPTOR_CS is not set
|
# CONFIG_VENDOR_RAPTOR_CS is not set
|
||||||
# CONFIG_VENDOR_RAZER is not set
|
# CONFIG_VENDOR_RAZER is not set
|
||||||
# CONFIG_VENDOR_RODA is not set
|
# CONFIG_VENDOR_RODA is not set
|
||||||
@@ -157,6 +158,7 @@ CONFIG_BOOT_DEVICE_SPI_FLASH_BUS=0
|
|||||||
# CONFIG_BOARD_DELL_E4300 is not set
|
# CONFIG_BOARD_DELL_E4300 is not set
|
||||||
# CONFIG_BOARD_DELL_E6400 is not set
|
# CONFIG_BOARD_DELL_E6400 is not set
|
||||||
# CONFIG_BOARD_DELL_LATITUDE_E7240 is not set
|
# CONFIG_BOARD_DELL_LATITUDE_E7240 is not set
|
||||||
|
# CONFIG_BOARD_DELL_OPTIPLEX_3040 is not set
|
||||||
# CONFIG_BOARD_DELL_OPTIPLEX_780_MT is not set
|
# CONFIG_BOARD_DELL_OPTIPLEX_780_MT is not set
|
||||||
# CONFIG_BOARD_DELL_OPTIPLEX_780_USFF is not set
|
# CONFIG_BOARD_DELL_OPTIPLEX_780_USFF is not set
|
||||||
# CONFIG_BOARD_DELL_OPTIPLEX_9020_SFF is not set
|
# CONFIG_BOARD_DELL_OPTIPLEX_9020_SFF is not set
|
||||||
@@ -206,7 +208,9 @@ CONFIG_D3COLD_SUPPORT=y
|
|||||||
# CONFIG_DRIVERS_UART_8250IO is not set
|
# CONFIG_DRIVERS_UART_8250IO is not set
|
||||||
CONFIG_PC_CMOS_BASE_PORT_BANK1=0x72
|
CONFIG_PC_CMOS_BASE_PORT_BANK1=0x72
|
||||||
CONFIG_HEAP_SIZE=0x100000
|
CONFIG_HEAP_SIZE=0x100000
|
||||||
|
# CONFIG_BOOTMEDIA_SMM_BWP is not set
|
||||||
# CONFIG_DRIVERS_EFI_FW_INFO is not set
|
# CONFIG_DRIVERS_EFI_FW_INFO is not set
|
||||||
|
# CONFIG_TCG_OPAL_S3_UNLOCK is not set
|
||||||
CONFIG_BOARD_ROMSIZE_KB_10240=y
|
CONFIG_BOARD_ROMSIZE_KB_10240=y
|
||||||
# CONFIG_COREBOOT_ROMSIZE_KB_256 is not set
|
# CONFIG_COREBOOT_ROMSIZE_KB_256 is not set
|
||||||
# CONFIG_COREBOOT_ROMSIZE_KB_512 is not set
|
# CONFIG_COREBOOT_ROMSIZE_KB_512 is not set
|
||||||
@@ -264,10 +268,6 @@ CONFIG_INTEL_GMA_BCLM_WIDTH=16
|
|||||||
CONFIG_BOOTBLOCK_IN_CBFS=y
|
CONFIG_BOOTBLOCK_IN_CBFS=y
|
||||||
CONFIG_DCACHE_RAM_MRC_VAR_SIZE=0x0
|
CONFIG_DCACHE_RAM_MRC_VAR_SIZE=0x0
|
||||||
CONFIG_HPET_MIN_TICKS=0x80
|
CONFIG_HPET_MIN_TICKS=0x80
|
||||||
CONFIG_FIXED_MCHBAR_MMIO_BASE=0xfed10000
|
|
||||||
CONFIG_FIXED_DMIBAR_MMIO_BASE=0xfed18000
|
|
||||||
CONFIG_FIXED_EPBAR_MMIO_BASE=0xfed19000
|
|
||||||
CONFIG_PCIEXP_COMMON_CLOCK=y
|
|
||||||
CONFIG_SOC_PHYSICAL_ADDRESS_WIDTH=0
|
CONFIG_SOC_PHYSICAL_ADDRESS_WIDTH=0
|
||||||
CONFIG_RAMSTAGE_CBFS_CACHE_SIZE=0x4000
|
CONFIG_RAMSTAGE_CBFS_CACHE_SIZE=0x4000
|
||||||
CONFIG_CBFS_CACHE_ALIGN=8
|
CONFIG_CBFS_CACHE_ALIGN=8
|
||||||
@@ -297,6 +297,7 @@ CONFIG_TSC_SYNC_MFENCE=y
|
|||||||
CONFIG_HAVE_SMI_HANDLER=y
|
CONFIG_HAVE_SMI_HANDLER=y
|
||||||
CONFIG_NEED_SMALL_2MB_PAGE_TABLES=y
|
CONFIG_NEED_SMALL_2MB_PAGE_TABLES=y
|
||||||
CONFIG_SMM_TSEG=y
|
CONFIG_SMM_TSEG=y
|
||||||
|
CONFIG_SMM_OPAL_S3_STATE_SMRAM_SIZE=0x0
|
||||||
CONFIG_SMM_PCI_RESOURCE_STORE_NUM_SLOTS=8
|
CONFIG_SMM_PCI_RESOURCE_STORE_NUM_SLOTS=8
|
||||||
CONFIG_AP_STACK_SIZE=0x800
|
CONFIG_AP_STACK_SIZE=0x800
|
||||||
CONFIG_SMP=y
|
CONFIG_SMP=y
|
||||||
@@ -312,6 +313,9 @@ CONFIG_CPU_MICROCODE_CBFS_DEFAULT_BINS=y
|
|||||||
#
|
#
|
||||||
# Northbridge
|
# Northbridge
|
||||||
#
|
#
|
||||||
|
CONFIG_FIXED_MCHBAR_MMIO_BASE=0xfed10000
|
||||||
|
CONFIG_FIXED_DMIBAR_MMIO_BASE=0xfed18000
|
||||||
|
CONFIG_FIXED_EPBAR_MMIO_BASE=0xfed19000
|
||||||
CONFIG_USE_NATIVE_RAMINIT=y
|
CONFIG_USE_NATIVE_RAMINIT=y
|
||||||
CONFIG_NORTHBRIDGE_INTEL_SANDYBRIDGE=y
|
CONFIG_NORTHBRIDGE_INTEL_SANDYBRIDGE=y
|
||||||
# CONFIG_NATIVE_RAMINIT_IGNORE_MAX_MEM_FUSES is not set
|
# CONFIG_NATIVE_RAMINIT_IGNORE_MAX_MEM_FUSES is not set
|
||||||
@@ -333,6 +337,7 @@ CONFIG_SOUTHBRIDGE_INTEL_BD82X6X=y
|
|||||||
# CONFIG_HIDE_MEI_ON_ERROR is not set
|
# CONFIG_HIDE_MEI_ON_ERROR is not set
|
||||||
CONFIG_PCIEXP_HOTPLUG=y
|
CONFIG_PCIEXP_HOTPLUG=y
|
||||||
CONFIG_INTEL_DESCRIPTOR_MODE_REQUIRED=y
|
CONFIG_INTEL_DESCRIPTOR_MODE_REQUIRED=y
|
||||||
|
CONFIG_PCIEXP_COMMON_CLOCK=y
|
||||||
CONFIG_SOUTHBRIDGE_INTEL_COMMON_RESET=y
|
CONFIG_SOUTHBRIDGE_INTEL_COMMON_RESET=y
|
||||||
CONFIG_SOUTHBRIDGE_INTEL_COMMON_RTC=y
|
CONFIG_SOUTHBRIDGE_INTEL_COMMON_RTC=y
|
||||||
CONFIG_SOUTHBRIDGE_INTEL_COMMON_PMCLIB=y
|
CONFIG_SOUTHBRIDGE_INTEL_COMMON_PMCLIB=y
|
||||||
@@ -387,6 +392,7 @@ CONFIG_ARCH_VERSTAGE_X86_32=y
|
|||||||
CONFIG_ARCH_ROMSTAGE_X86_32=y
|
CONFIG_ARCH_ROMSTAGE_X86_32=y
|
||||||
CONFIG_ARCH_POSTCAR_X86_32=y
|
CONFIG_ARCH_POSTCAR_X86_32=y
|
||||||
CONFIG_ARCH_RAMSTAGE_X86_32=y
|
CONFIG_ARCH_RAMSTAGE_X86_32=y
|
||||||
|
CONFIG_ARCH_SMM_X86_32=y
|
||||||
CONFIG_ARCH_ALL_STAGES_X86_32=y
|
CONFIG_ARCH_ALL_STAGES_X86_32=y
|
||||||
CONFIG_HAVE_X86_64_SUPPORT=y
|
CONFIG_HAVE_X86_64_SUPPORT=y
|
||||||
CONFIG_RESERVED_PHYSICAL_ADDRESS_BITS_SUPPORT=y
|
CONFIG_RESERVED_PHYSICAL_ADDRESS_BITS_SUPPORT=y
|
||||||
@@ -406,6 +412,7 @@ CONFIG_X86_BOOTBLOCK_EXTRA_PROGRAM_SZ=0
|
|||||||
CONFIG_DEFAULT_EBDA_LOWMEM=0x100000
|
CONFIG_DEFAULT_EBDA_LOWMEM=0x100000
|
||||||
CONFIG_DEFAULT_EBDA_SEGMENT=0xF600
|
CONFIG_DEFAULT_EBDA_SEGMENT=0xF600
|
||||||
CONFIG_DEFAULT_EBDA_SIZE=0x400
|
CONFIG_DEFAULT_EBDA_SIZE=0x400
|
||||||
|
CONFIG_IOAPIC=y
|
||||||
# end of Chipset
|
# end of Chipset
|
||||||
|
|
||||||
#
|
#
|
||||||
@@ -539,6 +546,11 @@ CONFIG_PCR_FW_VER=10
|
|||||||
CONFIG_PCR_RUNTIME_DATA=3
|
CONFIG_PCR_RUNTIME_DATA=3
|
||||||
# end of Trusted Platform Module
|
# end of Trusted Platform Module
|
||||||
|
|
||||||
|
#
|
||||||
|
# TCG storage
|
||||||
|
#
|
||||||
|
# end of TCG storage
|
||||||
|
|
||||||
#
|
#
|
||||||
# Memory initialization
|
# Memory initialization
|
||||||
#
|
#
|
||||||
@@ -550,7 +562,6 @@ CONFIG_SECURITY_CLEAR_DRAM_ON_REGULAR_BOOT=y
|
|||||||
CONFIG_BOOTMEDIA_LOCK_NONE=y
|
CONFIG_BOOTMEDIA_LOCK_NONE=y
|
||||||
# CONFIG_BOOTMEDIA_LOCK_CONTROLLER is not set
|
# CONFIG_BOOTMEDIA_LOCK_CONTROLLER is not set
|
||||||
# CONFIG_BOOTMEDIA_LOCK_CHIP is not set
|
# CONFIG_BOOTMEDIA_LOCK_CHIP is not set
|
||||||
# CONFIG_BOOTMEDIA_SMM_BWP is not set
|
|
||||||
# end of Security
|
# end of Security
|
||||||
|
|
||||||
CONFIG_ACPI_HAVE_PCAT_8259=y
|
CONFIG_ACPI_HAVE_PCAT_8259=y
|
||||||
@@ -601,7 +612,6 @@ CONFIG_HAVE_ACPI_RESUME=y
|
|||||||
CONFIG_RESUME_PATH_SAME_AS_BOOT=y
|
CONFIG_RESUME_PATH_SAME_AS_BOOT=y
|
||||||
CONFIG_HAVE_MONOTONIC_TIMER=y
|
CONFIG_HAVE_MONOTONIC_TIMER=y
|
||||||
CONFIG_HAVE_OPTION_TABLE=y
|
CONFIG_HAVE_OPTION_TABLE=y
|
||||||
CONFIG_IOAPIC=y
|
|
||||||
CONFIG_USE_WATCHDOG_ON_BOOT=y
|
CONFIG_USE_WATCHDOG_ON_BOOT=y
|
||||||
|
|
||||||
#
|
#
|
||||||
@@ -664,9 +674,11 @@ CONFIG_DECOMPRESS_OFAST=y
|
|||||||
# Boot Logo Configuration
|
# Boot Logo Configuration
|
||||||
#
|
#
|
||||||
# CONFIG_BMP_LOGO is not set
|
# CONFIG_BMP_LOGO is not set
|
||||||
|
CONFIG_PLATFORM_POST_RENDER_DELAY_SEC=5
|
||||||
|
# CONFIG_PLATFORM_HAS_SECONDARY_BOOT_INDICATOR_LOGO is not set
|
||||||
|
# CONFIG_FRAMEBUFFER_SPLASH_TEXT is not set
|
||||||
# end of Boot Logo Configuration
|
# end of Boot Logo Configuration
|
||||||
|
|
||||||
CONFIG_WARNINGS_ARE_ERRORS=y
|
|
||||||
CONFIG_MAX_REBOOT_CNT=3
|
CONFIG_MAX_REBOOT_CNT=3
|
||||||
CONFIG_RELOCATABLE_MODULES=y
|
CONFIG_RELOCATABLE_MODULES=y
|
||||||
CONFIG_GENERIC_GPIO_LIB=y
|
CONFIG_GENERIC_GPIO_LIB=y
|
||||||
|
|||||||
@@ -101,6 +101,7 @@ CONFIG_VENDOR_DELL=y
|
|||||||
# CONFIG_VENDOR_PRODRIVE is not set
|
# CONFIG_VENDOR_PRODRIVE is not set
|
||||||
# CONFIG_VENDOR_PROTECTLI is not set
|
# CONFIG_VENDOR_PROTECTLI is not set
|
||||||
# CONFIG_VENDOR_PURISM is not set
|
# CONFIG_VENDOR_PURISM is not set
|
||||||
|
# CONFIG_VENDOR_QOTOM is not set
|
||||||
# CONFIG_VENDOR_RAPTOR_CS is not set
|
# CONFIG_VENDOR_RAPTOR_CS is not set
|
||||||
# CONFIG_VENDOR_RAZER is not set
|
# CONFIG_VENDOR_RAZER is not set
|
||||||
# CONFIG_VENDOR_RODA is not set
|
# CONFIG_VENDOR_RODA is not set
|
||||||
@@ -155,6 +156,7 @@ CONFIG_BOOT_DEVICE_SPI_FLASH_BUS=0
|
|||||||
# CONFIG_BOARD_DELL_E4300 is not set
|
# CONFIG_BOARD_DELL_E4300 is not set
|
||||||
# CONFIG_BOARD_DELL_E6400 is not set
|
# CONFIG_BOARD_DELL_E6400 is not set
|
||||||
# CONFIG_BOARD_DELL_LATITUDE_E7240 is not set
|
# CONFIG_BOARD_DELL_LATITUDE_E7240 is not set
|
||||||
|
# CONFIG_BOARD_DELL_OPTIPLEX_3040 is not set
|
||||||
# CONFIG_BOARD_DELL_OPTIPLEX_780_MT is not set
|
# CONFIG_BOARD_DELL_OPTIPLEX_780_MT is not set
|
||||||
# CONFIG_BOARD_DELL_OPTIPLEX_780_USFF is not set
|
# CONFIG_BOARD_DELL_OPTIPLEX_780_USFF is not set
|
||||||
# CONFIG_BOARD_DELL_OPTIPLEX_9020_SFF is not set
|
# CONFIG_BOARD_DELL_OPTIPLEX_9020_SFF is not set
|
||||||
@@ -204,7 +206,9 @@ CONFIG_D3COLD_SUPPORT=y
|
|||||||
# CONFIG_DRIVERS_UART_8250IO is not set
|
# CONFIG_DRIVERS_UART_8250IO is not set
|
||||||
CONFIG_PC_CMOS_BASE_PORT_BANK1=0x72
|
CONFIG_PC_CMOS_BASE_PORT_BANK1=0x72
|
||||||
CONFIG_HEAP_SIZE=0x100000
|
CONFIG_HEAP_SIZE=0x100000
|
||||||
|
# CONFIG_BOOTMEDIA_SMM_BWP is not set
|
||||||
# CONFIG_DRIVERS_EFI_FW_INFO is not set
|
# CONFIG_DRIVERS_EFI_FW_INFO is not set
|
||||||
|
# CONFIG_TCG_OPAL_S3_UNLOCK is not set
|
||||||
CONFIG_BOARD_ROMSIZE_KB_10240=y
|
CONFIG_BOARD_ROMSIZE_KB_10240=y
|
||||||
# CONFIG_COREBOOT_ROMSIZE_KB_256 is not set
|
# CONFIG_COREBOOT_ROMSIZE_KB_256 is not set
|
||||||
# CONFIG_COREBOOT_ROMSIZE_KB_512 is not set
|
# CONFIG_COREBOOT_ROMSIZE_KB_512 is not set
|
||||||
@@ -262,10 +266,6 @@ CONFIG_INTEL_GMA_BCLM_WIDTH=16
|
|||||||
CONFIG_BOOTBLOCK_IN_CBFS=y
|
CONFIG_BOOTBLOCK_IN_CBFS=y
|
||||||
CONFIG_DCACHE_RAM_MRC_VAR_SIZE=0x0
|
CONFIG_DCACHE_RAM_MRC_VAR_SIZE=0x0
|
||||||
CONFIG_HPET_MIN_TICKS=0x80
|
CONFIG_HPET_MIN_TICKS=0x80
|
||||||
CONFIG_FIXED_MCHBAR_MMIO_BASE=0xfed10000
|
|
||||||
CONFIG_FIXED_DMIBAR_MMIO_BASE=0xfed18000
|
|
||||||
CONFIG_FIXED_EPBAR_MMIO_BASE=0xfed19000
|
|
||||||
CONFIG_PCIEXP_COMMON_CLOCK=y
|
|
||||||
CONFIG_SOC_PHYSICAL_ADDRESS_WIDTH=0
|
CONFIG_SOC_PHYSICAL_ADDRESS_WIDTH=0
|
||||||
CONFIG_RAMSTAGE_CBFS_CACHE_SIZE=0x4000
|
CONFIG_RAMSTAGE_CBFS_CACHE_SIZE=0x4000
|
||||||
CONFIG_CBFS_CACHE_ALIGN=8
|
CONFIG_CBFS_CACHE_ALIGN=8
|
||||||
@@ -295,6 +295,7 @@ CONFIG_TSC_SYNC_MFENCE=y
|
|||||||
CONFIG_HAVE_SMI_HANDLER=y
|
CONFIG_HAVE_SMI_HANDLER=y
|
||||||
CONFIG_NEED_SMALL_2MB_PAGE_TABLES=y
|
CONFIG_NEED_SMALL_2MB_PAGE_TABLES=y
|
||||||
CONFIG_SMM_TSEG=y
|
CONFIG_SMM_TSEG=y
|
||||||
|
CONFIG_SMM_OPAL_S3_STATE_SMRAM_SIZE=0x0
|
||||||
CONFIG_SMM_PCI_RESOURCE_STORE_NUM_SLOTS=8
|
CONFIG_SMM_PCI_RESOURCE_STORE_NUM_SLOTS=8
|
||||||
CONFIG_AP_STACK_SIZE=0x800
|
CONFIG_AP_STACK_SIZE=0x800
|
||||||
CONFIG_SMP=y
|
CONFIG_SMP=y
|
||||||
@@ -310,6 +311,9 @@ CONFIG_CPU_MICROCODE_CBFS_DEFAULT_BINS=y
|
|||||||
#
|
#
|
||||||
# Northbridge
|
# Northbridge
|
||||||
#
|
#
|
||||||
|
CONFIG_FIXED_MCHBAR_MMIO_BASE=0xfed10000
|
||||||
|
CONFIG_FIXED_DMIBAR_MMIO_BASE=0xfed18000
|
||||||
|
CONFIG_FIXED_EPBAR_MMIO_BASE=0xfed19000
|
||||||
CONFIG_USE_NATIVE_RAMINIT=y
|
CONFIG_USE_NATIVE_RAMINIT=y
|
||||||
CONFIG_NORTHBRIDGE_INTEL_SANDYBRIDGE=y
|
CONFIG_NORTHBRIDGE_INTEL_SANDYBRIDGE=y
|
||||||
# CONFIG_NATIVE_RAMINIT_IGNORE_MAX_MEM_FUSES is not set
|
# CONFIG_NATIVE_RAMINIT_IGNORE_MAX_MEM_FUSES is not set
|
||||||
@@ -331,6 +335,7 @@ CONFIG_SOUTHBRIDGE_INTEL_BD82X6X=y
|
|||||||
# CONFIG_HIDE_MEI_ON_ERROR is not set
|
# CONFIG_HIDE_MEI_ON_ERROR is not set
|
||||||
CONFIG_PCIEXP_HOTPLUG=y
|
CONFIG_PCIEXP_HOTPLUG=y
|
||||||
CONFIG_INTEL_DESCRIPTOR_MODE_REQUIRED=y
|
CONFIG_INTEL_DESCRIPTOR_MODE_REQUIRED=y
|
||||||
|
CONFIG_PCIEXP_COMMON_CLOCK=y
|
||||||
CONFIG_SOUTHBRIDGE_INTEL_COMMON_RESET=y
|
CONFIG_SOUTHBRIDGE_INTEL_COMMON_RESET=y
|
||||||
CONFIG_SOUTHBRIDGE_INTEL_COMMON_RTC=y
|
CONFIG_SOUTHBRIDGE_INTEL_COMMON_RTC=y
|
||||||
CONFIG_SOUTHBRIDGE_INTEL_COMMON_PMCLIB=y
|
CONFIG_SOUTHBRIDGE_INTEL_COMMON_PMCLIB=y
|
||||||
@@ -385,6 +390,7 @@ CONFIG_ARCH_VERSTAGE_X86_32=y
|
|||||||
CONFIG_ARCH_ROMSTAGE_X86_32=y
|
CONFIG_ARCH_ROMSTAGE_X86_32=y
|
||||||
CONFIG_ARCH_POSTCAR_X86_32=y
|
CONFIG_ARCH_POSTCAR_X86_32=y
|
||||||
CONFIG_ARCH_RAMSTAGE_X86_32=y
|
CONFIG_ARCH_RAMSTAGE_X86_32=y
|
||||||
|
CONFIG_ARCH_SMM_X86_32=y
|
||||||
CONFIG_ARCH_ALL_STAGES_X86_32=y
|
CONFIG_ARCH_ALL_STAGES_X86_32=y
|
||||||
CONFIG_HAVE_X86_64_SUPPORT=y
|
CONFIG_HAVE_X86_64_SUPPORT=y
|
||||||
CONFIG_RESERVED_PHYSICAL_ADDRESS_BITS_SUPPORT=y
|
CONFIG_RESERVED_PHYSICAL_ADDRESS_BITS_SUPPORT=y
|
||||||
@@ -404,6 +410,7 @@ CONFIG_X86_BOOTBLOCK_EXTRA_PROGRAM_SZ=0
|
|||||||
CONFIG_DEFAULT_EBDA_LOWMEM=0x100000
|
CONFIG_DEFAULT_EBDA_LOWMEM=0x100000
|
||||||
CONFIG_DEFAULT_EBDA_SEGMENT=0xF600
|
CONFIG_DEFAULT_EBDA_SEGMENT=0xF600
|
||||||
CONFIG_DEFAULT_EBDA_SIZE=0x400
|
CONFIG_DEFAULT_EBDA_SIZE=0x400
|
||||||
|
CONFIG_IOAPIC=y
|
||||||
# end of Chipset
|
# end of Chipset
|
||||||
|
|
||||||
#
|
#
|
||||||
@@ -536,6 +543,11 @@ CONFIG_PCR_FW_VER=10
|
|||||||
CONFIG_PCR_RUNTIME_DATA=3
|
CONFIG_PCR_RUNTIME_DATA=3
|
||||||
# end of Trusted Platform Module
|
# end of Trusted Platform Module
|
||||||
|
|
||||||
|
#
|
||||||
|
# TCG storage
|
||||||
|
#
|
||||||
|
# end of TCG storage
|
||||||
|
|
||||||
#
|
#
|
||||||
# Memory initialization
|
# Memory initialization
|
||||||
#
|
#
|
||||||
@@ -547,7 +559,6 @@ CONFIG_SECURITY_CLEAR_DRAM_ON_REGULAR_BOOT=y
|
|||||||
CONFIG_BOOTMEDIA_LOCK_NONE=y
|
CONFIG_BOOTMEDIA_LOCK_NONE=y
|
||||||
# CONFIG_BOOTMEDIA_LOCK_CONTROLLER is not set
|
# CONFIG_BOOTMEDIA_LOCK_CONTROLLER is not set
|
||||||
# CONFIG_BOOTMEDIA_LOCK_CHIP is not set
|
# CONFIG_BOOTMEDIA_LOCK_CHIP is not set
|
||||||
# CONFIG_BOOTMEDIA_SMM_BWP is not set
|
|
||||||
# end of Security
|
# end of Security
|
||||||
|
|
||||||
CONFIG_ACPI_HAVE_PCAT_8259=y
|
CONFIG_ACPI_HAVE_PCAT_8259=y
|
||||||
@@ -598,7 +609,6 @@ CONFIG_HAVE_ACPI_RESUME=y
|
|||||||
CONFIG_RESUME_PATH_SAME_AS_BOOT=y
|
CONFIG_RESUME_PATH_SAME_AS_BOOT=y
|
||||||
CONFIG_HAVE_MONOTONIC_TIMER=y
|
CONFIG_HAVE_MONOTONIC_TIMER=y
|
||||||
CONFIG_HAVE_OPTION_TABLE=y
|
CONFIG_HAVE_OPTION_TABLE=y
|
||||||
CONFIG_IOAPIC=y
|
|
||||||
CONFIG_USE_WATCHDOG_ON_BOOT=y
|
CONFIG_USE_WATCHDOG_ON_BOOT=y
|
||||||
|
|
||||||
#
|
#
|
||||||
@@ -661,9 +671,11 @@ CONFIG_DECOMPRESS_OFAST=y
|
|||||||
# Boot Logo Configuration
|
# Boot Logo Configuration
|
||||||
#
|
#
|
||||||
# CONFIG_BMP_LOGO is not set
|
# CONFIG_BMP_LOGO is not set
|
||||||
|
CONFIG_PLATFORM_POST_RENDER_DELAY_SEC=5
|
||||||
|
# CONFIG_PLATFORM_HAS_SECONDARY_BOOT_INDICATOR_LOGO is not set
|
||||||
|
# CONFIG_FRAMEBUFFER_SPLASH_TEXT is not set
|
||||||
# end of Boot Logo Configuration
|
# end of Boot Logo Configuration
|
||||||
|
|
||||||
CONFIG_WARNINGS_ARE_ERRORS=y
|
|
||||||
CONFIG_MAX_REBOOT_CNT=3
|
CONFIG_MAX_REBOOT_CNT=3
|
||||||
CONFIG_RELOCATABLE_MODULES=y
|
CONFIG_RELOCATABLE_MODULES=y
|
||||||
CONFIG_GENERIC_GPIO_LIB=y
|
CONFIG_GENERIC_GPIO_LIB=y
|
||||||
|
|||||||
Some files were not shown because too many files have changed in this diff Show More
Reference in New Issue
Block a user