mirror of
https://codeberg.org/libreboot/lbmk.git
synced 2026-07-14 23:39:33 +02:00
Leah Rowe
99a88ebfa2
Use patchset 15 instead of 14:
config/coreboot/default/patches/0061-WIP-OptiPlex-3050-Micro-port.patch
Rebase the verb patch; patchset 15 modified the Makefile:
config/coreboot/default/patches/0064-dell-optiplex_3050-add-hda_verb.c.patch
We were using patchset 14 for the 3050 micro:
https://review.coreboot.org/c/coreboot/+/82053/14
Now we use patchset 15:
https://review.coreboot.org/c/coreboot/+/82053/15
Without this patch, the fans are always on a low setting, on
the Dell OptiPlex 3050 Micro, even under stress conditions. With
this patch, the fans change speed according to CPU temperature.
I had to rebase my verb patch, because Mate modified the Makefile
to add his sch5555 handler, on the same line where I add hda_verb.
Mate tells me he will merge my verb and vbt patches into a further
patchset later on. For now, I've simply rebased these patches on
top of Mate's newer work; I've told him he can use them in his port.
I'm probably going to now issue a new revision ROM image for
Libreboot 20241008, so that users can get this fix sooner.
Signed-off-by: Leah Rowe <leah@libreboot.org>
48 lines
1.7 KiB
Diff
48 lines
1.7 KiB
Diff
From a1a4312c9bea5b7fb5170174dbd14f914c11637c Mon Sep 17 00:00:00 2001
|
|
From: Leah Rowe <leah@libreboot.org>
|
|
Date: Wed, 1 Dec 2021 02:53:00 +0000
|
|
Subject: [PATCH 14/65] fix speedstep on x200/t400: Revert
|
|
"cpu/intel/model_1067x: enable PECI"
|
|
|
|
This reverts commit 70fea013c7ebd6d85a7806748233fcfd76802f5f.
|
|
|
|
Enabling PECI without microcode updates loaded causes the CPUID feature set
|
|
to become corrupted. And one consequence is broken SpeedStep. At least, that's
|
|
my understanding looking at Intel Errata. This revert is not a fix, because
|
|
upstream is correct (upstream assumes microcode updates). We will simply
|
|
maintain this revert patch in Libreboot, from now on.
|
|
---
|
|
src/cpu/intel/model_1067x/model_1067x_init.c | 9 ---------
|
|
1 file changed, 9 deletions(-)
|
|
|
|
diff --git a/src/cpu/intel/model_1067x/model_1067x_init.c b/src/cpu/intel/model_1067x/model_1067x_init.c
|
|
index d051e8915b..30ba2bf0c6 100644
|
|
--- a/src/cpu/intel/model_1067x/model_1067x_init.c
|
|
+++ b/src/cpu/intel/model_1067x/model_1067x_init.c
|
|
@@ -141,8 +141,6 @@ static void configure_emttm_tables(void)
|
|
wrmsr(MSR_EMTTM_CR_TABLE(5), msr);
|
|
}
|
|
|
|
-#define IA32_PECI_CTL 0x5a0
|
|
-
|
|
static void configure_misc(const int eist, const int tm2, const int emttm)
|
|
{
|
|
msr_t msr;
|
|
@@ -185,13 +183,6 @@ static void configure_misc(const int eist, const int tm2, const int emttm)
|
|
msr.lo |= (1 << 20); /* Lock Enhanced SpeedStep Enable */
|
|
wrmsr(IA32_MISC_ENABLE, msr);
|
|
}
|
|
-
|
|
- /* Enable PECI
|
|
- WARNING: due to Erratum AW67 described in Intel document #318733
|
|
- the microcode must be updated before this MSR is written to. */
|
|
- msr = rdmsr(IA32_PECI_CTL);
|
|
- msr.lo |= 1;
|
|
- wrmsr(IA32_PECI_CTL, msr);
|
|
}
|
|
|
|
#define PIC_SENS_CFG 0x1aa
|
|
--
|
|
2.39.5
|
|
|