mirror of
https://codeberg.org/libreboot/lbmk.git
synced 2026-07-25 07:46:17 +02:00
Leah Rowe
c1b7326972
Added t480s delta to deguard, for MFS config. Updated coreboot/next to latest t480 patch set, which includes t480s. This porting was done by Mate Kukri. also includes experimental t480s support Also added a data.vbt file (not in the gerrit patch) for the T480s. I had to turn on 8254 legacy timer on t480s, otherwise SeaBIOS would hang. Same issue I saw on OptiPlex 3050 Micro. Minor issue: On S3 resume, nvme0n1 for example got renamed to nvme0n2. This caused a crash if running Linux from the nvme. I confirmed this via live USB distro. So this port will need some tweaking before it can be considered stable. Also uses libgfxinit, which Mate recently fixed. I'm going to enable libgfxinit on regular T480 next. Signed-off-by: Leah Rowe <leah@libreboot.org>
31 lines
993 B
Diff
31 lines
993 B
Diff
From 46da5bb38caf3b5d523e79ca0e17b125179daaaf Mon Sep 17 00:00:00 2001
|
|
From: Mate Kukri <km@mkukri.xyz>
|
|
Date: Fri, 22 Nov 2024 21:26:48 +0000
|
|
Subject: [PATCH 3/9] soc/intel/skylake: Enable 4E/4F PNP I/O ports in
|
|
bootblock
|
|
|
|
Change-Id: I57c9d8a9513a268e2ca6a0abd1306cd038598173
|
|
Signed-off-by: Mate Kukri <km@mkukri.xyz>
|
|
---
|
|
src/soc/intel/skylake/bootblock/pch.c | 4 ++--
|
|
1 file changed, 2 insertions(+), 2 deletions(-)
|
|
|
|
diff --git a/src/soc/intel/skylake/bootblock/pch.c b/src/soc/intel/skylake/bootblock/pch.c
|
|
index df00bb85a9..beaece960b 100644
|
|
--- a/src/soc/intel/skylake/bootblock/pch.c
|
|
+++ b/src/soc/intel/skylake/bootblock/pch.c
|
|
@@ -100,8 +100,8 @@ static void soc_config_pwrmbase(void)
|
|
|
|
void pch_early_iorange_init(void)
|
|
{
|
|
- uint16_t io_enables = LPC_IOE_SUPERIO_2E_2F | LPC_IOE_KBC_60_64 |
|
|
- LPC_IOE_EC_62_66;
|
|
+ uint16_t io_enables = LPC_IOE_EC_4E_4F | LPC_IOE_SUPERIO_2E_2F |
|
|
+ LPC_IOE_KBC_60_64 | LPC_IOE_EC_62_66;
|
|
|
|
const config_t *config = config_of_soc();
|
|
|
|
--
|
|
2.39.5
|
|
|